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SYNOPSIS 
One of the many important algorithmic teahniques in digital 
signal processing is real-time digttal filtering. Modular sliaed 
structures for digital filters have been proposed before, but the 
nature of implementation has been mainly aonstrained to non-recursiVe 
seaond order digital filters with positive vaZues of aoefficients. 
The aim of this researah projeat is to extend this modular 
digit slicing aoncept to more praatical higher order digital 
filters which are recursive and are of many forms (direat, non-
direct, canonia, non-canonic). The data and aoeffiaient values 
of these praatical digital filters are represented as two's 
aomplement signed values. 
Three possible hardMare implementions (i) using Metal Oxide 
Silicon (MOS) miaroprocessors, (ii) Stored Logic approaah and 
(iii) using miaroprogrammed bit sliae microproaessors, are 
investigated with partiaular reference to the digit-sliae 
algorithmic method. 
The subjeat of noise for these modularly deaomposed digital 
filters is dealt with in detail. Noise models and noise predictions 
for the various digit slicing arahiteatures implemented via stored 
logic (table look-up) approach or using miaroprogrammed bit sliae 
miaroproaessors are proposed. 
Speed and hardMare aount (ALU or ROM's) for different types 
of digit sliaed architectures are given in this thesis to aid the 
would-be designer in the ahoice of the sliced arahiteature. 
The nonnal microprogram digital filters SUffer from the 
• 
disadvantage of having to be remicroprogrammed whenever the 
coefficient values are changed. A more flexible approach is 
proposed in the project in order to ~vercome this problem. 
An eight order digit-slice microprogrammed digital filter 
{recursive and canonic} implemented using the newer faster family 
of bit slice microprocessors {AM2900's} is designed and successfully 
constructed. By using two parallel sets of bit slice microprocessors, 
the digital filter constructed can attain a sampling speed of about 
35 kHz. 
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CHAPTER 1 
INTRODUCTION 
1.1. INTRODUCTION ON SUBJECT OF THESIS. 
With the advance of digital computers during the 1950's and 
1960's, and the subsequent development of microprocessors in the 
1970's, digital signal processing has become extensively used in 
various applications such as speech processing and video processing. 
One of the algorithmic processes that has not escaped from being 
digitised is the linear filtering process, and this has now been 
almost universally accepted as a subject on its own known as 
'digital filters'. Early digital filters were of the non-real-
time application type, especially in the analysis of time series, 
or in system simulation in the electrical engineering field. 
With the rapid advance in the technology of medium and large-
scale integrated circuits, especially microprocessors, the design 
of special purpose hardware for real-time digital filtering of 
electrical signals (speech, video, radar, etc.) has been switched 
from the TTL logic design to system design. 
One of the aims of this project is therefore to design and 
devise suitable architectures for real-time digital filter 
implementation, with particular emphasis placed on the use of 
the stored logic approach, and on the microprocessor chips 
currently available today. 
2 
1.2. BACKGROUND TO THE PROBLEMS OF REAL-TIME DIGITAL FILTERING. 
The theory of the analysis and frequency design of digital 
filters is now so well advanced that it can be considered as 
satisfactorily complete. A comprehensive discussion on this 
can be found in many excellent text books. (j;ee refs. 1 to 6J. 
Therefore, we give a brief review of the general theory in the 
next two chapters, and then concentrate more on the problems of 
implementing real-time digital filters in the remainder of the 
thesis. 
The usefulness of a digital filter in real-time depends on 
its speed and the actual application. The speed of the filter 
is dictated by the maximum bandwidth of the signal through the 
Nyquist sampling criteria which says that the sampling frequency 
or rate should be at least twice the maximum bandwidth of the 
signal. In speech applications for example, the maximum 
bandwidth is around four kilohertz, and hence the maximum sampling 
frequency required is eight kilohertz. This means that any 
special hardware that is designed to do the linear filtering 
operation in speech applications will have to perform or process 
the output of the filter in no longer than one eighth of a 
millisecond after the sampled input. Other applications (e.g. 
control, radio and telecommunication, radar and sonar, video) 
would require appropriate sampling frequencies depending on the 
maximum bandwidth of signals present in the application. To date 
we have no knowledge that a practical real-time digital filter 
has been successfully constructed for video signals, though a 
ten meg~hertz bandwidth radar matched digital filter via a fast 
3 
convo1ver has at least been contemplated for construction. 
[see ref. 2J 
The main problem with real-time digital filters is to achieve 
sampling frequencies as high as possib1e'with existing technology. 
The number of multiplications that have to be performed will 
dictate the speed of the filter, since each multiplication process 
is very slow in comparison with the other processes of addition 
and subtraction that are required in the digital filtering operation. 
The early designs of hardware structures in digital signal processing 
for real-time applications were concentrated on the design with fast 
arithmetic units (especially multipliers) u;ee ref. 7J, and the 
hardware implementation was implicitly accepted as an exercise of 
logic design with transistor-transistor logic (TTL) or emitter 
couple logic (EeL) families. Although in a simple concept, one 
can just interconnect adders, multipliers and storage units in 
order to realize a special purpose hardware digital filter, in 
practice one is confronted with many factors and constraints in 
the choice of system or circuit structure and component and device 
technology. The following are among the factors and constraints 
affecting the system choice, other than speed as already mentioned. 
(1) Storage complexity. 
(2) The finite word length. 
(3) Hardware count and economic cost. 
(4) Flexibility of hardware. (i.e. whether easily adapted 
for different filter transfer function characteristics). 
(5) The way in which the coefficient or data values (states) 
can be sliced for parallel and/or pipelining operations. 
----------------------------------------------------------------------- - -
4 
1.3. ORGANISATION OF THESIS. 
Chapters two and three review the basic general digital 
filter theory. 
Chapter four deals with the digit slicing concept for 
recursive higher order filters beginning with a review of the 
digit slicing concept for second order non-recursive digital 
filters. No specific hardware architecture is specified in this 
chapter. 
The subsequent chapter five refers to the three possible 
hardware structures for real-time digit sliced architecture 
digital filters. These three structures are organised under the 
following headings: 
(1) Implementation via MOS microcomputer systems. 
(2) Stored logic approach. 
(3) Microprogram bit-slice microprocessor approach. 
Particular reference to the digit-slice algorithmic method for 
the three possible hardware structures is made in chapter five. 
A more flexible microprogram approach is proposed in chapter five 
and is successfully constructed as shown in chapter eight. 
Because of economy, hardware complexity and count, the word 
length of the hardware implementations is restricted as opposed 
- to the long word lengths associated with digital filters implemented 
(simulated) on big main frame computers. The effect that this 
finite word length has on the digit-slice architecture of real-
time digital filters is next investigated in chapter six, 
particularly with reference to the stored logic and microprogram 
implementations. 
5 
Chapter seven attempts to give a comparison in terms of 
storage and speed between the three possible hardware structures 
based on the digit-slicing concepts. It is hoped that the use 
of these criteria will enable the would-be designer to decide 
on the choice of hardware to be used for his particular applications. 
Chapter eight takes on a more practical tone. TWo parallel 
bit slice microprocessors are being used to imPlement an eight 
order recursive cascaded canonic digital filter via the flexible 
microprogram digit (coefficient) sliced architecture. 
Chapter nine outlines time variable digital filters, again 
using the concept of digit slicing. 
Finally, chapter ten will be a concluding chapter with a 
review of the results and the recommendations for possible future 
developments. 
1.4. CONCLUSIONS. 
The research project includes: 
(i) An attempt to extend the concept of digit-slicing 
architectures to recursive higger order digital filters. 
(ii) To devise noise models and P!edict noise performance 
for the developed digit-sliced architectures. 
(iii) To attempt a comparison in terms of speed and hardware 
requirement between different forms of architecture 
proposed. 
(iv) To investigate the possible use of present silicon 
chip microprocessors to implement real-time digital 
6 
filters with particular reference to the adaptation 
of the digit-slicing algorithmic concept. 
The overall aim of the project is thus to devise suitable 
hardware configurations for fast real-time digital filtering 
applications. 
- - ---------------------------------
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CHAPTER 2 
THEORY OF DESIGNING DIGITAL FILTERS 
2.1. INTRODUCTION. 
The theory of designing digital filters based on the 
magnitude/phase characteristics is reviewed in this chapter. 
This chapter forms a survey of the various techniques of designing 
digital filters. 
2.2. CLASSIFICATION OF DIGITAL FILTERS AND BASIC DESIGN PROCEDURE. 
The transformation of an input sequence into a corresponding 
output sequence via digital operations is essentially of two types, 
called non-recursive and recursive, depending upon the method 
applied for the output sequence determination. In digital filters, 
the digital operations used are linear operators such as multiplication, 
addition or subtraction of constant coefficients (for time invariant 
filters), input sequences, output sequences and their delayed 
values (sometimes known as the 'states' of the filter). One of 
the major applications of digital filters is the separation of 
signals in the frequency domain, as its analogue counterpart has 
evolved before. As with analogue filters, the design procedure 
starts with a desired characteristic of response in terms of the 
graphs of amplitude against frequency, and phase against frequency. 
From this a transfer function of the filter in polynomials of 
z (or s for analogue filter) are derived. The coefficients of 
these polynomials are real values and they determine how close an 
approximation to the desired characteristic has been made. 
8 
Most commonly the transfer function is described as a ratio of 
two polynomials, and depending on the values of the coefficients 
of the polynomials, the digital filters can be described as 
non-recursive or recursive (feedback) type. The choice between 
non-recursive or recursive filters is essentially dictated by 
factors such as hardware complexity and cost, phase distortionless 
characteristic that is required, inherently stable or not. 
Apart from the non-recursive or recursive classification, 
there are further classifications via the impulse response of 
the filter. These are: 
(i) A Finite Impulse Response (FIR) filter type. 
(ii) An Infinite Impulse Response (IIR) filter type. 
As the title of classification suggests, for a finite impulse 
response type, the impulse response hen) of the filter is finite. 
i.e. 
whereas the impulse response of IIR type of filter is infinite. 
Non-recursive and realizable digital filters must be of 
finite impulse response type, while recursive filters need not 
necessarily be of infinite impulse response type. If the ratio 
of the finite polynomials divides giving a new polynomial of 
finite order, then the recursive filter, can be reduced to a 
non-recursive filter, i.e. having finite impulse response; in 
which case the recursive filter represented by rational polynomials 
~-----~ 
(ratio of two polynomials) have a finite impulse response. 
9 
2.3. DEFINITION OF A GENERALIZED DIGITAL FILTER. 
In all linear natural analogue systems including linear 
analogue filters, nature provides us with mathematical models 
in terms of differential equations in order to describe or model 
the operation of the system. So too, in digital systems (filters), 
the difference equations describe the working and functions of 
, 
our systems. The interconnections and choice of components and 
its values (be it analogue or digital) are dictated by the 
differential or difference equations respectively. Although it 
is possible to make the interconnections and choice of components 
and values via the differential or difference equations in a 
direct manner, systems designers have to resort to more simplified 
mathematical procedures, like the transfer function in complex 
frequency domains (s or z plane domain). By using some kind of 
transformation (Lap lace or z-transform) on the differential or 
difference equations, transfer functions as function of s or z 
are obtained. These functions are generally a ratio of two 
polynomials in s or z. 
The difference equation describing a generalized digital 
filter is of the form: 
N 
yen) = L 
i=O 
a. x(n-i) ± 
1 
M 
L b. y(n-i) 
i=l 1 
where y(n) is the output of the filte~ a. and b. for i = 0 to 
, 1 1 
N or M with b equals one, are the non-recursive 
o 
coefficients and recursive coefficients respectively. 
(2.1) 
10 
M or N whichever is the greater is the order of the 
filter. 
x(n-i) for i o to N are the input and its delay or 
states value. 
y(n-i) for i = 1 to M are the delayed output values 
or value of the states. 
Taking the z-transform of equation (2.1) we have: 
Y(z) 
Therefore the 
Y(z) 
~= X(z) 
N 
L 
i=O 
a. X(z) 
1 
-i 
z ± 
transfer function 
N 
-i L a. z 
i=O 1 
M 
-i 1 :;: L b. z 
i=l 1 
M 
L 
i=l 
b. Y(z) 
1 
z 
-i 
It is from this transfer function basedon the theory of 
approximation to a function [!.ee ref. 13 and 14], and the desired 
(2.2) 
characteristic, that the values of the a.'s and b.'s are determined. 
1 1 
Once the value of the a.'s and b.'s (the coefficients) are 
1 1 
determined, the next step towards hardware implementation of the 
filter is realizing structures to describe the transfer function 
obtained, culminating with the specification of the logic or 
circuit hardware implementation. 
Referring to equations (2.1) and (2.2), if all b.'s are zero 
1 
and N is finite, we shall end up with a non-recursive, finite 
impulse response filter. Whereas if the b.'s are not zero we 
1 
shall eqd up with recursive or feedback filter which can be of 
,1 2 3 
(n) 
T T T 
x 
\lao \/a1 \/a2 
+ 
N 
------------------------ T 
'y{M 
--_ ........ __ .. 
\:N 
---- ... _----
+ + 
-
M 3 2 1 
T ~------------------------ T T T 
\~ 
2 \~ 1 
Fig 2.1. Direct Form Rea1iation of an Nth Order Non-canonic 
and Recursive Digital Filter. 
y(n) 
r 
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finite impulse response type or vice versa. 
Figure 2.1 shows a generalized direct form non-canonic 
recursive digital filter in schematic block diagram form. 
2.4. APPLICATION AND ADVANTAGES IN THE USE OF DIGITAL FILTERS. 
The many areas of application for real-time digital filters 
include electrical engineering, geophysics and,biomedical 
engineering. 
In the electrical engineering field, real-time digital filters 
are being used as integral parts of communication or signal 
processing systems. Basically they replace their analogue 
counterpart filters for the separation/detection/compensation of 
signals in a spectrum. Apart from this, digital filters are 
extensively used in data reduction (bandwidth compression schemes) 
and system simu1ations in speech processing (vocoders, speech 
code cs) • 
• ~ d In geophys1cs, seismic s,lgna1s are separate from undesirable 
interference noise by employing digital filters. 
The following are the advantages of using digital filters 
over analogue filters. 
(a) Flexibility of changing the transfer function via the 
coefficient values, rather than changing component 
values as in analogue filters. 
(b) Once designed, the digital filter is reproducible and 
accurate and does not suffer from drift and component 
tolerance. 
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(c) Time-multiplexing of hardware is possible thus 
simplifying the design of filter banks. 
(d) Impedance matching problems do not exist. 
(e) Many practical signals today are already converted 
to digital form for digital processing. 
However, digital filters do have their problems, some of which 
are: 
(a) Overflow problem. 
(b) Finite word length effect. 
(c) Speed, storage and hardware complexity. 
2.5. AMPLITUDE/FREQUENCY RESPONSE DESIGN OF FINITE IMPULSE 
RESPONSE DIGITAL FILTERS. 
The following are the methods used to design finite impulse 
response digital filters ~ee refs. 1,2 and 3J: 
(i) Windowing design technique. 
(ii) Frequency sampling design technique. 
(iii) Optimal (in Chebyshev sense) design technique. 
The full design procedure in the complex frequency domain 
needs a full description of the desired characteristics of the 
filter in terms of amplitude/frequency variation and phase/frequency 
variation. The design technique for finite impulse response 
digital filters is usually restricted to those having a linear 
phase/frequency variation. Based on the approximation to the 
amplitude/frequency function of the filter, we end up with the 
zeros and hence coefficients of the finite impulse response filter. 
-11 
IH(w) I 
A 
, 
I 
, 
Fourier Transform ( l> 
Pair 
(with linear phase) 
A 
h(nT) 
I 
__ L w . L ____ .. ,~) ~~.:..!' 
+11 
Periodic spectrum every 211 
IR(",) I 
ripple 
• 
Infinite impulse response giving infinite 
I 
number of coefficients of filter. 
rectangular 
window A 
ih(nT=h(nT)X rectangula 
window 
~~"\".4~----~-----r~d~r-v~> 
Gibbs Phenomena 
1 , 
, 
I IR(w) I 
w 
~~~,--------------~~~> 
w 
less ripple present 
Truncated impulse response giving 
finite number of coefficients. 
reducing 
Gibbs Phenomena 
by suitable window 
function WenT) 
A 
F.T. 
) 
""------, 
finite impulse response and hence 
finite number of coefficients. 
Fig. 2.2. Effect_of Truncating the Infinite Impulse Response. 
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Non-recursive finite impulse response digital filters are only 
chosen because of the phase distortion1ess characteristic 
(constant group delay). Therefore the three methods are strictly 
only for linear phase characteristic filters. 
2.5.1. Windowing Design Technique. 
Given an amplitude/frequency characteristic that is required 
(say a lowpass amplitude/frequency characteristic) as shown in 
figure 2.2. The. frequency response of any digital filter is 
periodic in frequency. Therefore it can be expanded in Fourier 
series as follows: 
n=-co 
h(n) -jwn e 
h(n) (which is the impulse response of an infinite nature) is 
next being limited to finite length via some form of windowing 
function. For a straight forward truncation of the infinite 
impulse response, the rectangular window function is made use 
of. However, this simple limiting in length of the impulse 
response gives rise to undesirable ripple in the frequency 
function. More sophisticated window functions (Hamming [:[I, 
Kaiser [19,2q], Lanczos [3~ etc.) have been suggested and used 
in order to smooth out the ripple; i.e. reduce the effect of 
Gibb's phenomena [j,3] , with some degradation in the rate of 
cutoff or the transition region. 
(2.3) 
(2.4) 
1 2 N 
X(Z)~ __ • ___ Z-1 
Fig. 2.3. Frequency Sampling 
Structure. 
+I~~ 
-1 W 
N 
I 
I 
I 
I 
I 
I 
H(1 ) 
---- + 
H( N-1) 
+~---I 
-N"'1 W 
N 
1 
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14 
2.5.2. Frequency Sampling Design Technique. 
In this design technique, one starts by sampling the periodic 
desired frequency response at say N equispaced points around the 
unit circle of the z-plane. In other words, for a given desired 
frequency response from -11 to +11 (i.e. 211) radians, we choose N 
equispaced points and note the frequency sampled values (H(k». 
The phase response is assumed to be linear and that we only 
consider the magnitude frequency samples. For a simplified design 
procedure (though not normally done in practice), these sampled 
frequencies (H(k» are used directly to obtain the finite impulse 
response of the filter via the Inverse Discrete Fourier Transform 
(IDFT): 
Le. h(n) 
N-l 
= 1:. L H(k) 
N k=O 
= ° 
e 
. 211kn J-N 
otherwise 
n = 0,1, ••. ,N-l 
and hence the frequency sampling structure for implementing FIR 
system as shown in figure 2.3. However using the sampled values 
directly produces disappointing minimum stopband attenuation for 
a lowpass type of characteristic desired. In order to improve 
the stopband attenuation (i.e. increase the minimum stopband 
attuation), the sample values at the transition region are made 
to be variable values. These values are then chosen so as to 
obtain the optimum attenuation in the stopband. This is done 
at the expense of broadening the transition region. Linear 
optimization techniques are used to vary these parameters so as 
to obtain the best approximation to the desired filter. 
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2.5.3. Optimal (Minimax Error) Design Technique. 
Among the many papers devoted to this design technique of 
linear phase FIR filters are those by Parks and McClellan (j,lOJ, 
McClellan, Parks and Rabiner [llJ, Rabiner and Hermann 0-2J. 
Basically the weighted error pf approximation E(ejw) is 
defined as: 
* . 
where H (eJw) is the amplitude/frequency characteristic of a 
linear phase filter. It is a real function of cosines 
and sines. [];ee ref. 2J. 
D(ejw) is the desired amplitude/frequency response. 
W(e jw) is the weighting function in order to control the 
error magnitude over the frequency range. 
The problem is of minimizing the maximum value of E(ejw) over 
the frequency bands in which the approximation is being performed 
* . 
with the coefficients of cosines and sines in H (eJw) as the 
variable factors. 
i.e. 
min 
coefficients ~max over w of frequency interest 
minimum value of L norm of E(e jw) • 
., 
The solution to the above problem is through the so-called 
alternation theorem [!;ee refs. 13 and liQ. Depending on the 
interpretation of this theorem, a number of techniques 
(2.5) 
(2.6) 
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~ee refs. 15 and 16J have been devised for obtaining an optimal 
solution. 
2.6. FREQUENCY RESPONSE DESIGN TECHNIQUES OF INFINITE IMPULSE 
RESPONSE (IIR) DIGITAL FILTERS. 
The techniques of designing digital filters of infinite 
impulse response characteristics have been des,cribed by various 
authors ~ee refs. 17 to 29J. There are basically three methods 
of arriving at the poles and zeros of the filter and hence its 
coefficients. These three clear cut methods are: 
(1) Synthesis of IIR digital filters from continuous 
filter data. [see ref. 23J. 
(2) Direct synthesis of IIR digital filters. [see refs. 
24,25 and 30J. 
(3) Optimization methods. [§ee refs. 26 to 29J. 
2.6.1. Design From Continuous Filter Data. 
The most popular of these three design techniques is the 
synthesis via continuous filter data. This is attributed to 
the fact that the art of analogue filter design is highly advanced, 
and therefore it is logical to utilize the design procedures 
already developed for analogue filters. Therefore some procedures 
for transforming an analogue filter design to a digital filter 
design are required. These procedures are classified as: 
(i) Impulse invariance procedure. 
(ii) Procedure based upon approximating the derivatives 
17 
of an analogue filter differential equation by finite 
differences. 
(iii) Bi1inear transformation. 
(i) Impulse Invariance Procedure. 
In this case we start with the impulse response(h (t» of 
a 
the analogue filter, whose digital filter equivalent is required. 
If we have only the transfer function of the analogue filter (H(s», 
the impulse response should be obtained first via taking the 
inverse Lap1ace transform of H(s). 
The discrete impulse response of the desired digital filter 
is then taken to be the sampled version of the analogue filter 
impulse response. 
h(n) = h (nT) 
a 
where T is the sampling period. 
These values of h(n) for n = -~ .... -1,0,1,2 ••• + ~ are the 
coefficients of the z-transfer function of the IIR digital filter 
required. 
i.e. 
H(z) = h(n) 
n=-~ 
-n 
z 
If realized in a direct non-recursive manner the above structure 
is practically non-realizable. Therefore the above infinite 
order polynomial can be put into a ratio of two finite order 
polynomials for a realizable recursive structure. This is 
achieved through the following procedure as an example. 
Let us say the transfer function of the analogue system is; 
G H (s) =-
a s-a 
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Via an inverse Laplace transform, the corresponding impulse 
response is 
where u(t) 
h (t) 
a 
G eat u(t) 
unit step (continuous). 
Taking the sampled version of h (t) 
a 
hen) = h (nT) = G, eanT u(nT) 
a 
the z-transform of hen) is: 
00 
H(z) = G eanT u(nT) -n z 
n=-co 
00 
L G anT u(nT) -n = e z 
n=O 
aT -1 2aT -2 
since u(nT) 
for n < 0 
0 
G[l 3aT -3 + ••• + + e z + e z + e z 
Therefore any transfer function in s of the analogue filter can 
be reduced to a summation of the form 
N ~ 
L s-a. k=l K 
and therefore its z-transform is a summation of the form 
ooaT 
z-J e 
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N 
L 
k=l V-I 1 - e z 
which is the transfer function in z of the required digital 
filter. 
It is important to note that using the table of formulae 
for converting the Laplace transform to z-transform we are doing 
exactly as in the impulse invariance procedure. However this 
form of transforming an analogue filter to a digital,filter, 
produces ill effects in the frequency spectrum due to aliasing 
of signals. This is due to the fact that from the relationship 
z = eST, it can be seen that the imaginary axis from - rr to + rr 
on the s-plane will map on to a single rotational unit circle 
in the z-plane. Therefore for every 2rr of the s-plane imaginary 
axis we will have a rotation round the unit circle in the 
z-plane. If signals are not bandlimited (i.e. for -rr > w > rr, 
iH(w)i ~ 0), the effect at the output of the filter is that the 
baseband frequencies will be corrupted by the next neighbourhood 
band frequencies. This is termed aliasing of spectrum bands. 
since the baseband signal is not recoverable without some 
distortion, it is important to avoid aliasing. The obvious method 
to eliminate aliasing is by limiting a non-limiting signal spectrum, 
or to use some other form of transformation (e.g. bilinear) which 
will be discussed following this. 
(ii) Designs Based on Approximation of Derivatives by Finite 
Differences. 
This next procedure is based on standard approximation of 
derivatives by finite backward differences. [§ee ~ef.6 page 204]. 
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This is equivalent to a direct mapping of 
z-p1ane via the substitution of variables 
the s-p1ane 
-1 1-z 
s =--T 
to the 
Therefore 
to obtain the z-transfer function of a digital filter, we 
1_z-1 
substitute s by T into the s-transfer function of the 
analogue filter. However, the high sampling rates (small T) 
that are required result in very inefficient filter realizations. 
Therefore, except for 10wpass characteristics, it is best to 
avoid this design technique. 
(Hi) Bi1inear Transformation. 
This bi1inear transformation is derived from integrating 
the differential equation of an analogue filter and then using 
a numerical approximation to the integral. 
Again this leads us to a direct substitution for the 
transformation of the analogue filter into a digital filter. 
To convert an analogue filter we substitute s in the s-transfer 
1_z-1 
function of the analogue filter, as -1 in order to obtain 
l+z 
the z-transfer function of the digital filter. This form of 
mapping will map the whole imaginary axis on the s-p1ane onto a 
single rotation round the unit circle of the z-plane. Therefore 
the problem of a1iasing in the impulse invariance procedure type 
of design has now been overcome. However, this problem is solved 
at the expense of losing the linearity in the frequency axis of 
the amplitude/phase frequency response characteristics. Correction 
of the cutoff frequency will have to be made in order to get at 
the required cutoff frequency. This has been studied by Kaiser 
and Golden [11[1, and is known by the terms of war:ping and 
unwarping of the frequency axis. 
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2.6.2. Direct Design Approach of Digital Filters. 
Two types of this direct approach in filter design can be 
identified. These are: 
(i) Via the frequency domain magnitude squared function. 
[};ee ref. 30J. 
(ii) Time domain design. [};ee refs. 24 and 25J. 
(i) Magnitude Squared Function Design. 
This type of direct design in the frequency domain seems 
to be much easier and preferred than the time domain design 
method. 
An arbitrary realizable IIR filter can be specified in the 
z-transfer function as: 
N 
L a. z 1 -i i=O H(z) = ~:...--­
M 
where 
L b. i=o 1 
b = 1 • 
o 
-i 
z 
The magnitude squared response of the above filter is 
IH(Z) 12 'w = z=eJ 
Therefore, 
IH(e jw) ( = H(e jw) H(e-jw) 
N 
-jwi N +jwk L a. e I ~e 
i=O 1 k=O 
= x M 
-jwi M 'k I b. e I b "e+JW 
i=O 1 k=O k 
(2.7) 
22 
N N jw(k-i) 
iH(ejW)i 2 I I a. ~ e i=o k=O 1. M M (2.8) 
I I b. b jw(k-i) k e 
i=O k=O 1. 
Let us restrict M and N to two, the possible integers of i and k 
are: 
i 
k 
The above shows the possible combination of values of i, and k 
except for i = k. These are: 
~ 0 k :J 1 k 
, ~ J 1 k 2 k 
[: 0 k = :J 2 k 
Notice that each squared bracket contains the dual coIDbination 
of i and k for i 
'" k. 
i.e. 
a al 0 
al a2 
a a2 0 
Therefore equation (2.8) can be written as: 
Please rea& p~:l..Jf he1o~EC f'l-.:).~· 
Therefore 
2 
L 
i=O 
a. 
~ 
2 
+ a 
o 
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al 2 Cos w(l-O) + al a2 2 Cos w(2-1) 
2 2 L- b. + b
o 
b l 2 Cos w(l-O) + bl b2 2 Cos w(2-1) i=O ~ 
which can be written as a ratio of two polynomials in cos kw. 
i .. e. 2 
IH(e jw)1 2 L ~ 
Cos kw 
k=O 
2 
L dk Cos kw k=O 
2 2 
where c L a. 0 i=O ~ 
cl = 2 [ao al + a l a2) 
c2 2 a a2 0 
2 
b. 2 and d i~O 0 ~ 
2 
L 
i=O 
2 
L i=o 
2 
L i=o 
2 
L i=o 
a. 
l. 
2 
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2 b. + (b O b i 
ejw(i-O) 
l. 
+ (b i b 2 
e jw (2-i) 
+ (b b e jw(2-0) 
o 2 
2 (ejW(l-O) a. + a a i l. 0 
+ a i a2 
[e jW(2-i) 
b 2 {ejW(l-O) + b b 
l. o 1 
+ b i b 2 
[e jW (2-i) 
+ b o b2 
[e jW (2-0) 
+ b
i 
b
o 
ejW(O-l») 
+ b
2 
b
i 
e jW (1-2») 
+ b b e jW (O-2») 
2 0 
+ e 
-jw(i-O) ) 
+ e 
-jw(2-i) ) 
+ e 
-jw(i-O) ) 
+ e -jW(2-i») 
+ e 
-jw(2-0) ) 
2S 
th ' Therefore generally for an N order filter equation (2.S) can 
be written as: 
N 
where c L 0 i=O 
2 
a. 
1 
N 
L ~ Cos kw 
k=O 
M 
L d_ Cos kw 
k=O K 
Cl 2 (ao al + al a2 + a 2 a3 + a3 a4 •••••• ~-l ~) 
c2 
or generally 
z[ao a2 + al a3 + a2 
+ a6 as + a7 a9 + as 
2 
R.=N 
i=N-k 
i~O ai a£ 
R.=,i+k 
a4 + a3 as + a4 a6 + as a7 
alO + ••••• ~-2 ~) 
for k " O. 
It can be shown ~ee ref. lJ that Cos kw can be expressed as a 
real polynomial in Cos w. 
Therefore 
N k 
IH(ejW) ( 
L ek Cos W k=O 
M k L fk Cos W 
k=O 
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From the trigonometric identity: 
therefore 
Cos w = .:1:..--_t::,;a::,;n:,2::.w.!...I=.2 2 I + tan w/2 
N 2k 
2 L ak tan (w/2) 
1 H (e jw) 1 = =k M,..:=O~---2-k-­
L ek tan (w/2) k=O 
where ak and ek are real constant coefficients. Generally 
equation (2.9) can be expressed as: 
1 
. 12 
H(eJw) = ~ 2 
I + e: P (w) 
2 
where e: is a real constant, and P (w) is a real rational 
polynomial in tan2(w/2). By choosing the appropriate polynomial, 
the Butterworth or Chebyshev lowpass approximation can be 
obtained. 
For Butterworth type: 
= 
2n tan w/2 
2n tan w 12 
c 
where w is the lowpass cutoff frequency. 
c 
In order to synthesize a lowpass filter, the objective is 
to determine the location of the poles and zeros of the 
characteristic. For Butterworth lowpass filter, the zeros are 
all concentrated at the point z = -1. i.e. w = ± ~. 
(2.9) 
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Constantinides DJ and Ackroyd [3i] have shown that the poles 
of the Butterworth filter are given by the following formulae: 
"k = 
1 - 2 tan[;c) [2k+l) + tan2 (;c) Cos ---zn 11 
2 [Wc) . [2k+ll 
Yk = 
tan .2. S1n .~. 11 
[Wc) [2k+l) + tan2 Gc) 1 - 2 tan 2 Cos ---zn 11 
where are the real parts of the poles and Yk are the imaginary 
parts of the poles. 
k ~O,1,2, •••• , (2n-l), and n is even, 
n is the order of filter 
for odd, replace [2~:1) k n by -n 
for k = 0,1,2, ... , (n-l) • 
The poles and zeros of the constructed and simulated filters 
in this research are basically derived with the help of suites 
of computer programs such as those given in the appendix of the 
book on Digital Filters by Ackroyd [3q]. For completeness and 
clarity this suireof programs is shown in Appendix 8.1 of this 
thesis. 
For the synthesis of Chebyshev and elliptic digital filters, 
attention is drawn to the papers by Constantinides [31, 32J. 
(ii) Time Domain Design. 
The objective of this design is similar to the approximation 
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problem to an arbitrary frequency response. The problem now 
is to approximate as close as possible the filter impulse response 
h(n) to the desired impulse response g(n). Among many other 
researchers, Burrus and Park Q10, Brophy and Salazar Q1S] have 
shown that it is possible to arrive at the set of filter coefficient 
values by minimizing the weighted error over a finite sampling 
interval. 
finite(n) ~ 
i.e. minimize (error) = r g(n) 
n=O 
W(n) is the weighting function. 
2.6.3. Optimization Methods. 
In this method, a mathematical optimization procedure is 
made use of in order to minimize some error criterion based on 
the appropriate design equation. Among the error criterions are 
(i) Mean squared error. 
(ii) A more general error criterion of L norm. p 
(i) Minimum Mean Squared Error Design. 
This procedure of designing IIR filters is mainly attributed 
to the work done by Steigli tz Q16]. The error between the actual 
response and desired response is evaluated at discrete set of 
frequencies. Then the squared error as a function of the filter 
coefficient parameters can be expressed as: 
where 
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i = 1,2, •••. , L 
Wi are the discrete frequencies. 
a is a vector of filter coefficients, 
H(e jw) is the actual response; 
Hd(e jw) is the desired response. 
To minimize E(a) requires the use of nonlinear optimization 
methods (e.g. Fletcher-Powell algorithm) ~ee ~ef. 33J. 
(ii) Minimum L Error Design. p 
The previous minimum squared error criterion is defined 
, 
for only the magnitude response of the filter. However Deczky [?7J 
shows how this minimum L norm error design can be defined for p 
both the group delay response and the magnitude response of the 
filter. 
2.7. CONCLUSIONS. 
This chapter two forms the review and literature survey of 
filter design techniques, Only the direct squared magnitude 
method is actually made use of in the derivation of coefficient 
values of a recursive digital filter in this research. Since 
this research is inclined to the hardware implementation, therefore 
only a brief description of each filter design technique for 
arriving at the coefficient values is given in this chapter. 
For FIR digital filter design three methods are identified: 
(i) Windowing technique. 
(ii) Frequency sampling technique. 
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(iii) Optimization technique. 
are: 
For IIR digital filter design the three clear cut procedures 
(i) Transformation from analogue filter data. 
(ii) Direct method. (Squared magnitude or time domain 
method). 
(iii) Optimization method. 
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CHAPTER 3 
REALIZABLE STRUCTURES OF DIGITAL FILTERS 
AND HARDWARE IMPLEMENTATIONS 
3.1. INTRODUCTION. 
Before the actual hardware implementation can be achieved, 
a diagramatic structure will have to be realized first from the 
derived transfer function as shown in the previous chapter or 
from the filter difference equation. This chapter will briefly 
outline the possible diagramatic structures normally realizable 
from either the transfer function or the impulse response or 
difference equation of the filters. Beginning from a second 
order filter, higher order filters are derived either directly 
or as interconnection of basic first and/or second order sections. 
A brief survey of existing real-time hardware implementation 
is given at the end of this chapter with problems associated with 
implementation of real-time digital filter hardware. 
3.2. NON-RECURSIVE DIGITAL FILTER STRUCTURE REALIZATIONS. 
An th d • d·· 1 f·1 b d N or er non-recurS1ve 191ta 1 ter can e expresse 
by the following difference equation: 
N 
yen) = I 
i=O 
a. x(n-i) 
1 
The straight forward structure of realizing such a difference 
equation is shown in figure 3.1. This sort of structure which 
(3.1) 
is derived from equation (3.1) is known as a direct form structure, 
x(n) -
T T T -------------- T r-
\Ia
O \1a1 \/a2 V:N 
r--
----------
Fig. 3.1. Direct Form Non-recursive Digital Filter 
Realization. 
+. 
First cascade th M cascade 
y(n) 
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TT: 
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: I 
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, I 
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, 
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or tapped delay line filter, or sometimes transversal filter. 
From equation (3.1), the z-transfer function of a non-
recursive filter is given as: 
N 
H(z) L 
i=O 
-i 
a. z 
~ 
By decomposing equation (3.2), we can express the filter 
transfer function as the products of basic second and first 
order sections 
H(z) 
where M = integer 
M 
IT ~(z) 
k=l 
part of (N+l)/2 
(3.2) 
(3.3) 
and ~(z) + al,k 
-1 
+ a2 k 
-2 (second order section) a 
o,k z z , 
or ~(z) a o,k + al,k 
-1 (first order section). z 
Figure 3.2 shows this cascade structure realization of an Nth 
order non-recursive digital filter. 
Other structures may be derived through the use of classic 
interpolation formulae for the representation of polynomials. 
An example is the use of the Lagrange interpolation formula leading 
to the realization of a cascade of N+l first order sections in 
cascade (containing only zeros) with a parallel combination of 
N+l first order sections (containing only poles). Each pole in 
the parallel section tends to cancel one of the zeros in the 
cascade sections leading to an all-zero or non-recursive filter. 
Figure 3.3 shows this cascade/parallel type of structure realization 
for a non-recursive or all-zero filter. 
----------
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From this generalized Lagrange structure, a special case 
of this structure known as the Frequency Sampling Structure can 
be derived. (See previous chapter and ref. 2). 
Yet another form of realization is based on the fast (high 
speed) convolution technique which will be dealt with in Chapter 
Ten. This fast convolution structure is only unique to a non-
recursive filter and filters of the finite impulse response 
nature. No such form of structure exists for the recursive 
infinite impulse response filter. 
Structures based on the classic interpolation formulae, 
including the frequency sampling structure suffer from the 
disadvantage of requiring more multiplications and delays than 
either the direct or cascade form. The use of such structures 
lies in the possible advantages with respect to sensitivity to 
quantization effects and in matching design procedures to system 
realization. 
3.3. RECURSIVE DIGITAL FILTER STRUCTURE REALIZATIONS. 
The linear difference equation that describes a linear 
recursive digital filter is of the following form: 
N 
yen) = L 
i=o 
a. x(n-i) + 
1 
N 
L 
i=l 
h. yen-i) 
1 
A simple structure for realizing this difference equation is 
shown in figure 2.1. 
The z-transfer function (H(z)) of this recursive filter can 
be derived by taking the z-transform of equation .(3.4). 
(3.4) 
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Fig. 3.4. Direct Form Canonic Recursive Digital Filter. 
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N 
-i I a. z 
i=O 1 H(z) = N 
-i I ± I b. z 
i=l 1 
The filter described by equations (3.4) and (3.5) is known 
as a direct form noncanonic recursive filter structure. Notice 
that it is possible to save on the delays of the structure, by 
realizing what is termed the direct form canonic recursive filter 
structure, as shown in figure 3.4. By canonic, it is meant that 
minimum delay components are used in the realization. This is 
achieved through rearranging equation (3.5) in a slightly 
different way: 
Y(z) [ H(z) = X(z) = 
I 
I 
N 
± L b. 
i=l 1 
Let 
HI (z) V(z) I = X(z) = N 
-i I ± L b. z 
i=l 1 
and Y(z) 
N 
-i 
HZ(Z) =--= I a. z V(z) i=O 1 
where X(z) is the z-transform of input x(n), 
Y(z) is the z-transform of output y(n), 
V(z) is the z-transform of intermediate 
Taking the inverse z-transform of equation (3.7) 
N 
v(n) = x(n) + I 
i:=l 
b. v(n-i) 
1 
value v(n). 
(3.5) 
(3.6) 
(3.7) 
(3,8) 
(3.9) 
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Taking the inverse z-transform of equation (3.8) 
N 
y(n) = L 
i=o 
a. v(n-i) 
1 
The two linear difference equations (3.9) and (3.10) represent 
the canonical direct structure of figure 3.4. 
This direct form realization suffers from coefficient 
sensitivity problems, especially in cases where the poles of H(z) 
are reasonably close to each other or the unit circle. This is 
due to the finite word length effect of coefficients which is 
severe in the direct form realization. Therefore this form is 
best avoided. 
Another form of structure that can be derived from equation 
(3.5) is the cascaded structure of basic first or second order 
sections. Equation (3.5) can be written as: 
Y(z) M 
H(z) = X(z) = TI 
k=l 
~(z) 
where ~(z) is either a second order section 
or a first order section 
~(z) 
-1 
1 + b1,k z 
M = integer part of N+1 
2 
-1 
z 
N is the order of filter. 
(3.10) 
(3.11) 
(3.12) 
(3.13) 
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ao,k' al,k' a2,k' bl,k and b2 ,k are the coefficient values 
of the kth cascade. 
The individual basic first order or second order sections 
of equations (3.13) and (3.12) can be realized as the canonic or 
noncanonic structures as in the previous direct form. Figure 3.5 
shows an N order cascaded filter structure, and figure 3.6a and 
figure 3.6b show the basic second and first order canonic section 
that may make up the basic sections of figure 3.5. 
Although from the point of view of finite word length effect 
of coefficients this structure is preferable to the direct form, 
there are a few problems that will have to be overcome before 
this sort of realizable structure can be contemplated. 
These problems are: 
(i) How to pair the poles and zeros into the basic 
sections. 
(ii) Ordering the sections so as to minimize noise 
output. 
(iii) Scaling multipliers will have to be employed at 
the front of each cascade in order to prevent 
overflow in a fixed point arithmetic type of 
implementation. 
For a detailed understanding of these problems and solutions the 
reader is referred to the papers by Jackson [}SJ, Liu and Peled 
[81], Hwang [82J, Steiglitz and Liu [83J, Lee [8{] and Lueder, 
Hug and Wolf [8SJ. Of the three problems, the most serious case 
is the overflow problem. 
Finally, the fourth recursive digital filter structure 
~ 
. 
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H
2
(Z) 
• • ,
-
x(n) , y(n) I 
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Fig. 3.7. Parallel Form Recursive Higher Order Digital Filter. 
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realization is obtained by writing equation (3.5) in its partial 
fraction expansion. 
M 
i.e. H(z) = G + L ~(z) 
k=l 
where G is a constant. 
~(z) is either a second order section of the form: 
~(z) 
-1 
z 
-2 
+ b 2 ,k z 
or a first order section of the form: 
a 
( ) o,k lL z = _----=.z.::_ "---:-
-1< -1 
1 + b1,k Z 
N+1 M = integer part of --2- • 
N is the order of the filter, 
~ G = b ' where 
N 
th ~ and bN are the coefficients of N order 
filter as shown in equation (3.5). 
Figure 3.7 shows the realization as that determined by equation 
(3.14); and this structure is known as a parallel structure of 
basic sections. Again, the first and second order sections of 
equations (3.15) and (3.16) are realized using the direct form 
given earlier. 
Other numerous forms of structures based on parallel and 
cascading combinations of basic sections and their transposed 
forms are of course possible. The choice among various structures 
(3.14) 
(3.15) 
(3.16) 
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is based on 
(i) whether a hardware (real-time implementation) or 
just a non-rea1-time (simulation) implementation 
is required, 
(ii) economy of implementation, 
(iii) finite word length effect of coefficients and 
arithmetic processes. 
3.4. REAL-TIME HARDWARE IMPLEMENTATION. 
3.4.1. Considerations and Problems in Real-time Digital Filter 
Hardware. 
Once the filter coefficients are obtained, and a particular 
form of structure realization is decided upon, the would-be 
designer will then have to decide On the number of bits he requires 
to represent the input, data, and coefficient values. This 
decision will have to be based on the particular specific 
requirements of a particular application. For a real-time 
application, the hardware must be able to complete computation of 
the output within the sampling period as that dictated by the 
Nyquist sampling criteria. Therefore, the next problem of the 
designe,,. is to choose the hardware architecture that is capable 
of achieving the real-time speed required at minimum cost and 
complexity with respect to construction, testing and maintenance, 
power dissipation, space requirements and system flexibility and 
modularity. Next, a decision as to what type of arithmetic that 
will be employed in the hardware will have to be made. possible 
types of arithmetic to choose from are: [j;ee Chapter 5, ref. 2J 
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(i) Floating-point arithmetic. 
(ii) Fixed-point arithmetic. 
(iii) Block Floating-point arithmetic. 
Larger dynamic ranges can be achieved through the use of 
floating-point arithmetic but it suffers from more complex 
hardware due to the need to align mantissas, apart from degrading 
the filter speed. For real-time hardware implementation the 
fixed-point format seems to be preferable. The normal method 
of representing a number in binary format is the two's complement 
representation although other forms of representation such as 
one's complement and sign magnitude are possible. 
The next problem is to decide on the interconnection of 
adders, mUltipliers and shift registers, and the processing mode, 
i.e. whether word parallel or bit serial processing. By employing 
parallelism of arithmetic elements, one can speed up the filter. 
[See Chapter 9, ref. 2J. Pipe lining ~ee ref. 36J can also be 
employed to increase system throughput. 
The choice of what particular type of structure realization 
should be used is based on the parameter (coefficient) quantization 
effects on the deviations of filter characteristics from the 
desired frequency response or equivalently in the movements of 
the poles and zeros away from their desired locations. [See refs. 
59, 68 to 70J. Kaiser [70J, showed that if the poles (or zeros) 
are tightly clustered, it is possible that small errors in the 
coefficients can cause large shifts of the poles (or zeros). 
For this reason, the direct forms are avoided since they are 
(relative to the cascade Or parallel forms) seem to be more 
sensitive to coefficient quantization. 
. 
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Fig. 3.8. ROM Hardware Implementation of Second Order Section. 
(After Peled and Liu; Esteban and Levillion). 
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3.4.2. A Survey of some Hardware Implementations. 
Reference 2 (Chapter 9) gives a good description of existing 
hardware implementations via the use of arithmetic elements 
consisting of adders and multipliers. This was the first design 
approach as proposed by Jackson et al [7J in their classic 1968 
paper. 
In an attempt to speed up the filtering algorithm for real-
time applications, a design based on a stored logic implementation 
was proposed by Croisier et al. [37J and further analysed and 
developed by Little ~8J and Peled and Liu [39J. The design 
incorporates a table look-up read-only memory (ROM) for storing 
all the possible combinations of the partial accumulations of the 
coefficients based on the single bit pattern of data and its 
input. Figure 3.8 shows a second order section implemented this 
way and requires a 25 x 8 bits ROM. This basic circuit is claimed 
by its designer to have a 20 MHz bit rate, a package count of 
twenty I.C's and power dissipation of 9.6 Watts. With a 12 bit 
word, this section can operate in real-time on a signal having a 
bandwidth up to 800 kHz. 
The use of delta-modulation encoding u,ee ref. 4:!J (instead of 
the normal P.C.M) with digital filtering results in hardware as 
proposed by Lockhart [40J, Croisier et a1. [42J and Peled and 
Liu [4f1. 
Sypherd [44] proposed a digital filter hardware by using ROMs 
for building up the multiplication and multiple input additions. 
Gabel [45J used time shared multplier/adder units with floating-
point coefficient representation in his architecture. A differential 
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pulse code modulation hardware filter was developed by Tran-Thong 
and Liu [46J. 
Tomozawa [47J restricted the design of filters to coefficients 
of powers of two, thereby producing redundancy in the multiplic?tion 
unit. Only shifts are employed in the actual hardware for the 
processing of the filter algorithm. Van Gerwen et al. [4~ 
extended this approach to include a simple recursive network. 
Bin Nun and Woodward [49J proposed a modular stored logic 
approach, while Bin Nun BoJ reported a second order non-recursive 
filter hardware construction using this modular stored logic 
techniques. 
A prograrmnable ROM or stored logic versions were 
independently proposed by Schroder B1J and Bin Nun and Woodward 
BzJ. 
Esteban et al. B3] showed how a direct form non-recursive 
filter could be implemented via a microprogrammable type of 
architecture. Peled [Sq] independently proposed the microprogrammable 
approach for digital filters and other digital signal processors, 
e.g. FFT. The idea of using bipolar microprocessor in 
microprogrammable digital filters was investigated by Woodward 
~4J. An approach to the implementation of digital filters using 
MOS microprocessors was reported by Brafman et al. ~J and AI-Najar 
~6J. 
3.5. CONCLUSION. 
We have reviewed the theory of structural realizations of 
digital filters and the problems involved in real-time hardware 
digital filter architecture. We have also briefly surveyed the 
existing hardware architectures for real-time digital filters. 
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CHAPTER 4 
DIGIT SLICING OR MODULAR PARTITIONING 
OF DIGITAL FILTERS 
4.1. INTRODUCTION. 
The study of digit slicing or partitioning of_digital filters 
has been dealt with by Woodward and Bin Nun [49, 5:[1, Croisier et 
al. [37J, and Pe led and Liu [}9J. Basically digit slicing falls 
into three categories as follows: 
(i) Slicing the coefficients only. 
(ii) Slicing the input data only. 
(iii) Slicing both the coefficients and input data. 
The purpose of slicing is to obtain faster operation with modu1arity. 
Croisier C37J and Liu [39J have proposed independently how the 
data values can be split up into single bits, and the filtering 
done sequentially based on these serial bits and a table look-up 
method. Woodward and Bin Nun [49J showed how both the data and 
coefficients can be split up in order to arrive at 'Digit Convolution 
Modules'. Again the stored logic hardware implementation was 
proposed by them. Croisier and Bede Liu use recursive second 
order filter to implement their proposed architecture. However, 
Bin Nun ~OJ has superficially only treated the recursive filter, 
not to mention that of a practical higher order recursive filter. 
This chapter will outline the digit slicing technique as 
proposed by the previous authors; and propose how the existing 
theory can be extended to higher order recursive digital filters. 
'. 
x 
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Section 4.2 describes the 'Digit Convolution Modules' of 
non-recursive filters. An extension of these digit convolution 
modules for second order recursive filters is given in section 
4.3. Higher order filter implementations via digit convo1ution_ 
modules are outlined in section 4.4. Section 4.5 describes the 
problem of negative values for both coefficients and data. Bin 
Nun ~q] only treated a simple case for negative input data and 
did not consider negative coefficients. In practical implementations, 
the coefficient values can also be negative. Lastly section 4.6 
forms the conclusions to this chapter. 
4.2. BRIEF DESCRIPTION OF SLICING A NON-RECURSIVE DIGITAL FILTER 
TO ARRIVE AT THE DIGIT CONVOLUTION MODULES - A REVIEW. 
By slicing both the coefficient and the data, this section will 
show how a non-recursive filter is decomposed into smaller submodu1es 
or what have been termed digit convolution modules. 
th A general N order non-recursive linear digital filter is 
described by the following difference equation: 
where _ 
yen) = 
yen) is the 
x(n) is the 
x(n-i)'s are 
a .• s are the 
1. 
N 
L 
i=O 
a. x(n-i) 
1. 
output sequence of the filter. 
input sequence of the filter. 
the delayed input sequences. 
non-recursive coefficients. 
N is the order of the filter. 
Defining the decomposition of both the data and coefficients 
as follows: 
(4.1) 
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(i) Slicing input and its delay into b' blocks of 
each p' bits wide. 
(H) Slicing coefficient into b" blocks of each p" bits 
wide. 
(Hi) Decomposing the output into b' blocks of each pili 
bits wide. (p '" 
'" p' '" p") 
b'-l p'k' yen) = L 2 Yk , (n) k'=O 
Note that Yk , (n) is longer than p" or p' bits wide for infinite 
precision arithmetic. In fact p.' ~ p' + p" b". 
where (i) 
(H) 
Yk , (n) = 
p.' -1 . 
L 2J 
j=O 
Yk , . (n) ,J 
b'-l 
x(n-i) = L 'k' 2P ~,(n-i) 
k'=O 
~,(n-i) = 
p'-l 
L j=O 
a. 
b"-l 
= L p"k" Z A. k" 1. 
A. kIf = 1., 
k"=O 
p"-l 
L j=O 
Zj A 
1., 
• k" . 1, ,J 
Yk , . (n), x., . (n-i) and A. k" . can take on values ,J -1<. ,J 1, ,J 
of either one or zero only. 
The values of yen), x(n-i) and a. are assumed to 
1. 
be positive integers. 
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Substituting the above equations into equation (4.1): 
N {b"-l "k" } {b'-l 'k' } 
yen) = I I 2P A. k" I 2P ~,(n-i) 
i=o k"=O 1, k'=O 
Therefore, 
b'-l 
I 
k'=O 
b'-l p 'k' 2 Yk,(n) = I 
k'=O 
p'k' 2 
b"-l 
I 
k"=O 
p"k" { N • } 
2 i~O Ai ,k" ~,(n-1) • 
Therefore, 
b"-l 
Yk , (n) = I k"=O 
p"k" 2 A. k" 1, ~,(n-i) } 
The curly bracketed term is known as the non-recursive digit 
convolution module. Yk,(n) which is the sliced output will also 
be known as a k' block of the digit convolution modules and is 
represented by the right hand side of equation (4.2). 
(4.2) 
Refer to Bin Nun and Woodward [49J for more detail and pictorial 
• 
representations of how the output of a non-recursive filter can be 
accumulated using a fully parallel approach of these digit convolution 
modules, or a fully serial approach or even a hybrid combination of 
parallel and serial approaches. 
4.3. AN EXTENSION OF SLICING FOR DIGIT CONVOLUTIONS OF SECOND ORDER 
RECURSIVE DIGITAL FILTERS. 
There are basically two realizations for recursive digital 
filter second order sections. They are as follows: 
(a) Non-canonic Realizations. 
(b) Canonic Realization. 
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The canonic realization can again be classified into two 
[see re£. il: 
(i) untransposed, 
(ii) transposed version. 
We shall restrict ourselves to the untransposed version of the 
canonic realization since the analysis follows a similar pattern 
for the transposed version. 
4.3.1. Second Order Non-canonic Realization. 
The difference equation representing this type of realization 
can be written as: 
or if 
2 
y{n) = L 
i=O 
b = 0 
0 
2 
y{n) = L 
i=O 
a. x{n-i) ± l. 
(ai x{n-i) ± 
2 
L b. y{n-i) 
i=l l. 
y{n-i») b. l. 
Representing the slicing of both the data and coefficients 
in a similar manner as that given for the non-recursive implementation 
in section 4.2, we have: 
b'-l 
L 
k'=O 
p'k' 2 Yk , (n) = 
2 
L 
i=O 
b"-l 
± L 
k"=O 
p"k lt 
2 B. kIt l., 
A. kIt l., 
b'-l 
L 
k'=O 
b'-l 
L 
k'=O 
'k' 2P ~,(n-i) 
P 'k' • ) 2 Yk , (n-l.) (4.3) 
Therefore, 
b"-l 
Yk , (n) = L k"=O 
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± B. k" 1., 
The curly bracketed term of equation (4.4) is known as the 
recursive digit convolution module as opposed to the non-recursive 
digit convolution module shown in section 4.2. Bin Nun ~OJ has 
chosen to implement his second order recursive section by noting 
that each recursive digit convolution module is made up of two 
non-recursive digit convolution modules. 
i.e. 
= 
2 
L Ai ,k" ~,(n-i) i=o ± 
Second non-recursive 
(4.4) 
First non-recursive 
D.C.M. D.C.M. (Yk , (n-i) taken as input) 
where B k" are all zeros. 
0, 
However, we have chosen to handle a complete recursive digit 
convolution module instead of breaking it up further into two 
non-recursive digit convolution modules. This is due to the fact 
that implementing the recursive digit convolution module on its 
own in a stored logic architecture, gives an added advantage in 
speed as opposed to breaking it up. The implementation as proposed 
by Bin Nun ~CO suffers from a further delay due to the time required 
to combine the results of the two parts obtained from two sets of 
parallel storage in order to get at the result of· the recursive 
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module. If a complete recursive module is stored in a single 
storage module, then the time required to get at the module result 
is simply the access time of the storage module without any extra 
overhead time. Note however, that the storage required to store 
the complete recursive module is greater than the combined capacity 
of the two sets of storage in order to store two complete sets of 
non-recursive modules. Apart from this, it is much easier 
analytically to handle a complete recursive module and it has the 
extra bonus of being in compatible form with its parent recursive 
filter. 
Each recursive digit convolution module is represented 
diagrammatically as that shown in figure 4.1 and is given as: 
2 
L (4.5) 
i=O 
Figure 4.2 shows how these recursive modules are used to form 
a complete second order recursive digital filter section. Notice 
that from equation (4.5) we can obtain the output of a general 
block k' of the recursive digit convolution modules by making use 
of this delayed output instead of slicing the overall delayed 
output. The assumption here is that we are using inf~nite precision 
and no effect of limitation of data values is involved. Therefore, 
figure 4.2 can be modified to have the feedback to the recursive 
delays being derived from the output yk,(n) of each block of 
recursive digit convolution module. For an infinite precision 
arithmetic, there is no difference between the two possible forms 
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of feedback. However, with finite precision arithmetic, the 
two forms of architecture will present a different signal to 
noise ratio at output of the filter. 
What is meant by 'infinite precision' is that the word 
length of Yk,(n) and hence y(n) is allowed to grow indefinitely 
which in practice is intolerable. 
4.3.2. Second Order Canonic Realization. 
The difference equations that describe the second order 
canonic realization as shown in Chapter 3 are: 
and 
2 
y(n) = I 
i=o 
a. v(n-i) 
~ 
2 
v(n) = x(n) ± I b. v(n-i) ~ i=l 
where y(n) is the output sequence of the second order filter 
section. 
x(n) is its input. 
v(n) is the intermediate value of the filter or sometimes 
known as the recursive output or feedback output. 
v(n-i)'s are the delays of the intermediate value v(n). 
a 's are the non-recursive coefficients. i 
b. 's are the recursive coefficients. 
~ 
If we slice the input x(n) into b' blocks each of p' bits 
wide; and the coefficients a. 's and b.'s into b" blocks of each 
~ ~ 
p" bits wide; y(n), v(n) and v(n-i) are decomposed into b' blocks 
each being of infinite precision. (i.e. p"' their word length 
(4.6) 
(4.7) 
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being allowed to grow to infinity) we have: 
where 
where 
where 
where 
b'-l 'k' 
y{n) = L 2P 
k'=O 
p"'-l 
2j Yk , (n) = L Yk , .(n) j=O ,J 
Yk , .(n) = 0 or 1 only. ,J 
b'-l 
x{n) = L 
k'=O 
'k' 2P ~,(n) 
p'-l 
~,(n) = L 
j=O 
~, .(n) = 0 or 1 only. 
-le ,J 
b'-l 'k' 
v{n) = L 2P 
k'=O 
p"'-l 
= L 2 j Vk'J' (n) j=O 
Vk , .(n) = 0 or 1 only. ,J 
b'-l 'k' 
v{n-i) = L 2P 
k'=O 
p"' -1 . 
= L 2J 
j=O 
Vk , (n-i) 
Vk , (n-i) 
Vk , • (n-i) ,J 
Vk , .(n-i) = 0 or 1 only. ,J 
(4.8) 
(4.9) 
(4.10) 
(4.11) 
(4.12) 
(4.13) 
(4 .14) 
(4.15) 
where 
where 
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b"-l 
I k"=O 
p"k" 
2 A. k 1., a. = 1. 
p"-l 
2j A. k" = I A. k" • 1., j=O ~, ,] 
A. k" • = 0 or 1 only. 1, ,J 
b. = 
1. 
B. k" 1., 
b"-l 
I 
k"=O 
p"k" 
2 B. k" 1., 
p"-l 
= I j=O 2
j 
B. k" • 1, ,] 
B. k" . = 0 or 1 only. 
1, ,J 
(4.16) 
(4.18) 
(4.19) 
Substituting equation (4.16) and (4.14) into equation (4.6). 
b"-l 
I 
k"=O 
2 
I 
i=O 
b'-l 
I 
k'=O 
p"k" 
2 A. k" 1., 
'k' 2P Vk , (n-i) y(n) = 
Changing position of summations 
b'-l 
y(n) = I 
k'=O 
p 'k' {b"-l p''k'' 
2 I 2 
k"=O Uo Ai,k" Vk ' (n-i»)} 
(4.20) 
From equation (4.8), the curly bracketed term of the above expression 
Therefore, 
b"-l 
Yk , (n) = I k"=O A. k" 1., 
\'( -2) 
• 
· 
1 
• 
• 
+ :Yk, b"_1(nl 
. ,.-_ ............. _--, 
, 
• 
AOk.' 
•• 
• 
, 
A,." 
. , 
, 
, 
, x 
h------l + 
Aa..:' , 
, L_ .............. __ .J 
A, • , 
· 
• I L ____ ....... ____ .I 
1 
b'_1(nl 
Yo(nl 
Fig. 4.3. Non-recursive Part of A Digit Sliced Canonic and 
Recursive Second Order Digital Filter. 
y(nl 
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and if we let Yk , ,k" (n) to be the squared bracketed term of the 
right hand side of the above equation, we shall end up with the 
basic digit convolution module for the non-recursive part of the 
canonic form. 
i.e. 
and 
2 
I Ai ,k" Vk , (n-i) , i=O 
b"-l 
I 
k"=O 
p"k" 
2 Yk , ,k" (n) 
where Yk , k,,(n) is the output sequence of the D.e.M, , 
and Yk,(n) is the output sequence of k' block of D.e.Ms. 
Figure 4.3 represents how the non-recursive part of the 
canonic recursive form can be accumulated from its sub-modules. 
Before the final result y(n) can be evaluated the intermediate 
value v(n) must be calculated first. From equation (4.7), and 
substituting for x(n), b., and v(n-i) from equations (4.10), 
1 
(4.14) and (4.18). 
v(n) 
b'-l 2 I 2P'k'~, (n) ± I 
k'=O i=O 
b"-l I 2P"k" 
k"=O 
Therefore, 
v(n) b'-l 'k' { b"-l k' ~O 2P ~,(n) ± I = k "=0 
2 
I 
i=O 
b'-l 
B. k" I 
1, k'=O 
Bi,k" Vk ' (n-i)} • (~.21) 
Referring back to equation (4.12); the curly bracketed term 
of equation (4.21) is Vk,(n). 
Fig. 4.4. 
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Fig. 4.5. A Complete Digit Sliced Canonic and Recursive 
Second Order Digital Filter. 
+ 
y(n) 
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Therefore, 
b"-l 
= ~,(n) ± L 
k"=O 
pltk" 
2 
2 
L 
i=o 
If we define 
and 
2 
L 
i=O 
2 
L Bi,k" Vk ' (n-i) i=O 
we will have: 
Vk ' (n) = ~,(n) ± Tk , (n) 
and 
Equation (4.24) represents the output of a digit convolution 
module (D.e.M.), similar in form to the D.e.M. as for the non-
recursive part. Figure 4.4 shows how a block of D.e.M's for 
Vk,(n) are put together. 
The complete accumulation of yen) is shown diagrammatically 
on figure 4.5. Each rectangular block of Tk , represents a block 
of D.e.M's for the recursive part and each rectangular block of 
Sk' represent a block of D.e.M's for the non-recursive part, 
where k' = 0 to b'-l. Notice that the delayed values are derived 
from the output of each block k' of the recursive part D.e.M's 
(4.22) 
(4.23) 
(4.24 ) 
(4.25 ) 
(4.26) 
and the sliced input ~,(n). For an infinite precision arithmetic, 
there is no difference between deriving Vk,(n-i)'s this way or 
-x 'k,ln} 
x 0(0) 
-1 b'-1 (nl J± 
I 
T 
-
T 
b'-1 
T 
I 
-
-
vk,(n) '- r- 4 vln) <- Vk,lnl 
I:!: + QJ u .- I 
-~ VI l- T 
T. 
k 
T 
I 
I:!: 
Vo (nl ~ VO(n) 
I 
T 
T 
0 
T 
I 
Fig. 4.6. An Alternative Version of Arriving at the Sliced 
Intermediate Value and its Delays. 
• 
, 
. 
To non-
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processin~ 
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the normal slicing of v{n). The advantage of having the delayed 
values Vk,{n-i) derived this way is that there is no need for us 
to accumulate all Vk,{n) in order to form v{n) which later, after 
all, has to be sliced; therefore we will ,save processing time 
this way. However, as already stated, the assumption is that 
infinite precision arithmetic is being used. For practical 
applications, finite precision arithmetic produces different signal 
to noise ratio at output of the overall second order canonic filter 
section between the two forms of feedback possible. 
Figure 4.6 depicts the other version of deriving the feedback 
delayed values of the Vk,{n-i)'s. 
4.4. HIGHER ORDER DIGIT SLICING DIGITAL FILTERS. 
The previous sections have dealt mainly with the basic second 
order sections of digital filters. The order of a filter, be it 
recursive or non-recursive, is determined by how close the actual 
frequency response characteristic is required to approximate the 
ideal required frequency response characteristic. The more 
discontinuity is present in the ideal desired characteristic 
(i.e. the faster the rate of cutoff), then the higher must be 
our filter order if its characteristics are not to deviate too 
far from the ideal. For a desired practical frequency response 
characteristic the order of the filter will certainly be higher 
than two, the order required by non-recursive realizations being 
much higher than for recursive realizations for the same tolerance 
of deviation from the desired frequency response characteristics. 
For this reason, recursive filters are more preferable than 
Direct form 
no 
Desired digital filter 
magnitude response 
characteristics 
yes 
Non-recursive Recursive 
-
Non-direct 
form 
Canonic 
es 
Direct 
form 
Cascade 
sections 
Canonic 
no 
Non-direct 
form 
Cascade 
sections 
Parallel 
sections 
Fig. 4.7. Flow Chart of Higher Order Digital 
Filter Realizations. 
Non-canonic 
Parallel 
sections 
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non-recursive ones. However, there are circumstances where 
non-recursive filters are preferable, i.e. in the case of linear 
phase response characteristic in order to avoid group delay 
distortion. Constant group delay characteristics are theoretically 
impossible for a stable recursive filter. There is the added 
disadvantage of a recursive filter being unstable due to finite 
word length,of coefficients causing the poles near the unit circle 
to jump out. Also, the effect of finite arithmetic is much worse 
for recursive filters. 
Recollecting the possible realizations: 
(1) Non-recursive 
(A) Direct Form, 
(B) Cascade Second Order Sections (Non-recursive). 
(2) Recursive 
(A) Direct Form 
a) Non-canonic, 
b) Canonic. 
(B) Non-direct Form 
a) Non-canonic 
i) Cascade Basic Sections. 
ii) Parallel Basic Sections. 
b) Canonic 
i) Cascade Basic Sections. 
ii) Parallel Basic Sections. 
Figure 4.7 shows a chart depicting the break-up of the above 
realizations. 
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4.4.1. Non-recursive Higher Order Digital Filters. 
4.4.1.1. Direct Form. 
The direct form approach to the implementation of a non-
recursive higher order filter is simply an extension of the second 
order filter. This has been dealt with by Bin Nun and Woodward [49J. 
4.4.1.2. Non-direct Form. 
Cascading the Second Order Sections. 
A higher order non-recursive digital filter can be realized 
, 
by cascading non-recursive second order sections. In turn these 
basic second order sections are themselves decomposed into modular 
manner using the D.C.M's. [§ee ref. 49J. The arrangement of using 
serial, fully parallel or hybrid combinations of D.C.M's in order 
to arrive at a single second order non-recursive section will 
depend on the designer's preference. [See ref. 49J. A slight 
deviation from the normal realization of high order non-recursive 
digital filters is proposed as follows. 
Instead of combining all the D.C.M's of each basic non-
recursive second order section, we choose to form the decomposed 
outputs of the sections using the blocks of digit convolution 
modules for k'=O to b'-l. Each block of D.C.M's for the same 
value of k' are cascaded with each other. Only the blocks of 
D.C.M's at the final cascade output are combined to give the 
overall high order non-recursive digital filter result. This 
method overcomes the redundancy of combining D.C.M's for inter-
mediate cascade results which after all have to be sliced again 
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for sliced inputs to the next cascade section. Therefore this 
method reduces hardware and cost and increases speed of 
performance. 
In Chapter Three it was shown that a higher order non-
recursive filter can be represented by the difference equation: 
M 
yen) = IT Yk(n) 
k=l 
2 
I 
i=O 
k denotes the cascade or section number (k = 1.2 •••• to M) 
a. k's are the non-recursive coefficients of kth cascade/section. 
1.. 
th yk_1(n-i) are the input and delays of k cascade/section. 
th yk(n) is the output of the k section. 
Therefore. 
where 
b"-l 
I 
k"=O 
and 
b'-l 
I 
k'=O 
b'-l 
I 
k'=O 
p'k' 2 
p"k" 
2 A. k k" 1. • • 
b"-l 
I 
k"=O 
p"k" 2 
2 
I A. k k" i=O ~, , Yk - 1 •k , (n-i) 
represent the sliced/decomposed ai,k and yk_1(n-i) respectively. 
By decomposing Yk(n) into b'b1ocks: 
b'-l 
yk(n) = I 
k'=O 
p'k' 2 Yk •k, (n) 
b'_j(nl 
OR-t-,.-ITI--r-lT 
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+ 
Y .. I/.,(n) 
• 
Y{r 
+ 
+ 
Therefore, 
b"-l 
Yk,k,(n)= L 
k"=O 
Yk,k,(n) represents a 
stage output Yk(n) , and is 
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p"k" { 2 
2 L A. k kIf 
• 0 l., , l.= 
Yk- l ,k' (n-i)}. 
th block of D.C.M. modules for the k 
to be used for input directly to the 
next stage as the sliced inputs. 
Yk,k,(n) is not restricted to p' bits wide since an infinite 
precision arithmetic is being used. Figure 4.8 diagrammatically 
represents how a non-direct form higher order non-recursive filter 
can be implemented. M is the number of cascades used for a N = 2M 
order filter. 
Although the blocks of the D.C.M. outputs of each cascade are 
not combined, there is no difference in the final result had the 
blocks been combined and thereafter sliced when using infinite 
precision arithmetic. However, for a finite precision arithmetic 
there will be difference in the final result between the two forms 
of architecture. 
4.4.2. Recursive Higher Order Digital Filters. 
4.4.2.1. Recursive Direct Form. 
Again here we do not propose to deal in detail this type of 
realization since it has a poor signal to noise ratio. It suffices 
to mention here that the realization of sliced direct form higher 
order recursive digital filters, whether canonic or non-canonic, 
are simply extensions of their second order sections as outlined 
previously in section 4.3, i.e. by substituting two as N for the 
order of the filter in the appropriate summation symbol. 
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4.4.2.2. Recursive Non-direct Form. 
4.4.2.2.1. Non-canonic, Non-direct Higher Order Recursive Digital 
Filter. 
A) Cascading the Basic Sections. 
A straight forward implementation is to use the second order 
sections as detailed in section 4.3.1, in order to get at a basic 
section. The results of each basic section are sliced and act as 
an input to the following basic sections which can be similarly 
orgenized as in section 4.3.1. 
It should also be noted that for an infinite precision 
arithmetic there is no need for us to form the overall output of 
the previous cascade since the output from each of the blocks of 
the D.C.M's of the previous cascade are sufficient to act as the 
sliced inputs to the current cascade. This is mathematically 
justified as follows: 
The Nth order difference equation of a recursive digital 
filter is given as: 
N 
I 
i=O 
where YM(n) is the output sequence, 
N M = 2 for even N, 
Yo(n) is the input sequence, 
a. and b., are the coefficients with bO = O. 1 1 S 
th Deriving the D.C.M. structure for this N order filter we 
get: 
(4.27) 
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b'-l 
YM(n) = r 
k'=O 
'k' ~"-l "k" {N ( J}~ 2P r 2P r A. k" Yo k' (n-i) + B. k"YM k' (n-i) kft=O i=o 1" 1." 
where . A. k" and B. k" are the sliced coefficients each of 
1., 1, 
p" bits wide. 
YO,k,(n-i)'s are the sliced input and its delays each 
of p' bits wide. 
YM,k,(n-i)'s are the decomposed output delays each of 
infinite precision. 
We can write: 
p'k' 
2 ~ k' (n) • 
, 
From equation (4.28) and the above equation: 
(4.28) 
b"-l 
YM,k,(n) = r 2P 
k"=O 
"k" 
Ai ,k" YO,k' (n-i) + Bi ,k" YM,k' (n-i) } 
or 
YM k' (n) = , 
N 
r 
i=o 
+ b. 
~ YM,k' (n-i) ] • 
This represents a block of D.e.M's of an Nth order recursive 
filter. Taking the z-transform of the above equation: 
YM k' (z) = , YM,k' (z) ) 
N N 
YMk'(Z) , r i=l r i=O 
therefore, 
) 
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N 
-i 
YM,k' (z) I a. z i=O 1. 
= 
Yo k' (z) N -i , 1 - I b. z 
i=l 1. 
If we represent this transfer function of a general block-
th of N order D.e.M's as ~,(z), we have: 
N 
-i 
YM k' (z) I 
a. z 
i=O 1. 1\, (z) = ' = 
YO,k' (z) N 
-i 
1 - I b. z 
i=l 1. 
We can represent this single transfer function as for the 
overall undecomposed filter as products of second order module 
block transfer functions. 
i.e. 
where each 
Therefore, 
and each 
where 
H k' (z) m, = Ym-l,k' (z) 
Y k' (z) m, 
M 
1\, (z) = IT H k' (z) 
m=l m, 
2 
I -i a. Z 1. ,m i=O H
m
, k ' (z) = -"--"--2,,-----
~ -i 1 - l. b. z i=l 1. ,m 
N 
m = l,2, •••• ,M and M = 2 
Y k' (z) 
= ~m:.!,:;:,._~, 
Ym-l,k' (z) 
H k'(z) is the transfer function of a general second 
m, 
order module block. 
Y k'(z) is the z-transform of its output. 
m, 
Ym-l,k'(z) is the z-transform of its input. 
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The a. and b. 's are the uns1iced coefficients associated 1,m 1,m 
with the cascade number m. 
It is interesting to note that the transfer function for a 
general block of D.e.M's is the same as the overall transfer 
function of the complete filter. The longer the word length of 
data we use the more of these blocks of D.e.M's we have to use to 
implement the overall filter. 
The second order module block section can be further broken 
down into its sub-modu1es of D.e.M's. 
i.e. 
b"-l 
Y k' (z) m, L k"=O 
p"k" { 2 
2 L A. kIf i=o 1,m, Ym- 1 k' (z) , 
+ r Bi ,m,k" Ym,k' (z) z -i} • 
i=l 
Taking the inverse z-transform: 
-i 
z 
Y k' (n) m, 
b"-l "k" 2 { L 2P L A. kIf Y -1 k' (n-i) + 
kll=O i=o 1"m, m, 
where BO kIf are all zeros. 
,m, 
Bi,m,k" Ym,k' (n-i)} 
The curly bracketed term of the above equation is a generalized 
second order recursive digit convolution module section, that will 
make up one of the block modules of basic second order recursive 
section. These blocks in turn are cascaded to form blocks of modules 
th 
of the overall N order filter. These blocks of modules of the 
overall Nth order filter are then summed with appropriate weightings 
to get at the overall recursive higher order digi.ta1 filter. 
) 
· 
-
0 
, 
(Z) 
· 
- · 
· 
) , 
-
, 
· 
st 1 Cascade 
H1 ,b' -1 (2.) 
). 
I 
I 
I 
'r 
H1 k'(z) 
I 
I 
V 
H1,0(z) 
, 
, 
0 
, 
. 
. 
, 
, 
Y1 b'_1(zl 
'r1k,(zl 
Y1 o(Z I 
. 
. 
, 
nd 2 Cascade 
nrM k":b"-1 
H2,b'_1(Z) 
DCM. k"=O 
J. 
I 
I 
Y 
, 
, 
. 
Block of D. C.M's for 
second order section 
, 
, 
, 
H2 k'(z) 
A 
I 
H2,0( z) 
, 
. 
, 
· 
00(-----.". , 
, 
, 
00<- - -- -)- , 
• 
, 
-<-----'!oo • 
o 
Fig. 4.9a. Digit Sliced Cascaded Recursive Digital Filter. 
th M Cascade 
· YM b' -l(Z) 
HM,b'-1 (z) · p 
· 
A 
I 
I 
I 
I 
t 
'- YM 
, 
--
HM k'(Z) , + '-'-' --, . 0 
(zl 
A 
I 
I 
I 
I 
V 
• 
HM,O(z) 0 t-
, YMO(Z) 
, 
63 
Figure 4.9a represents this type of architecture. For a finite 
precision arithmetic there will be definitely some difference 
in the signal to noise ratio between this implementation and the 
straight-forward normal cascading implementation. There is the 
advantage of less hardware and hence a lower cost plus the bonus 
of a higher speed for this type of implementation relative to 
that of the straight-forward normal cascaded system. 
B) Using Parallel Second Order Sections. 
Again here the straight-forward implementation using the 
digit slice architecture is to implement each parallel basic 
section as if they are individual filters as outlined in section 
4.3.1. The only exception to this is that the order of non-
recursive parts for these parallel second order sections is 
one instead of two as for the cascade basic second order section. 
(Refer to Chapter Three). 
,parallelise 
Yet another approach is to each block of the Nth 
order D.C.M's as follows: 
N 
yen) = L 
i=O 
b. 
~ 
th A block of digit convolution modules of N order can be 
extracted from the above equation by decomposing the data into 
b' blocks. 
Therefore, 
b'-l 'k' 
yen) = L ,2P 
k'=O 
N 
L 
i=O 
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but 
b'-l 
y(n) = L 
k'=O 
p'k' 2 Y
k
, (n) 
Hence 
N 
Yk , (n) = L i=O 
Taking the z-transform 
-i} z = ~,(z) 
Therefore, 
N 
-i 
Yk , (z) L 
a. z 
i=O 1 1\, (z) = ~, (z) = N 
-i 1 - L b. z 
i=l 1 
'. 
N 
L 
i=O 
a. z 
1 
-i 
That is, we have arrived at the transfer function of a block 
th 
of N order D.C.M's I\'(z). As expected it is the same transfer 
function as the overall Nth order filter. Since an overall Nth 
order filter can be mad~ up from parallel second/first order 
basic sections plus a constant section, we can similarly build 
th 
up the block of N order D.C.M's as a parallel structure of 
more basic blocks of modules. 
Equation (4.29) can be written as: 
N 
-i 1 -i 
Yk , (z) L 
a. z N/2 L a. z i=o 1. i=O 1,m 1\, (z) = ~,(z) = = a + L N 0 2 
1 - L b. -i n=l 1 - L b. -i z z 
i=O 1 i=l 1,m 
where the squared bracketed term is a parallel basic section, 
(4.29) 
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which generally can be regarded as having a transfer function 
H k' (z) where m, 
H k I (z) m, 
Y k I (z) 
= 
m, 
~I (z) 
I 
l 
i=O 
= 
I -
-i 
a. z 
1. ,m 
2 
-i l b. z 
i=l 1. ,m 
Y k'(z) is the z-transform of the output of a block of 
m, 
second order D.e.M's and ~,(z) is the z-transform of the sliced 
inputs which are common to all parallel sections in the block of 
Nth order D.e.M's. 
Slicing up the coefficients into bot blocks of each pot bits 
wide, then 
2 b"-l p"k" -i l l 2 A. kIt Z 
i=o k"=O 1,m, 
H k I (z) = 2 b"-l m, p"k" -i I - l l 2 B. kIt z 
i=l k"=O 1,m, 
where A. kIt and B. kIt represents a block of sliced coefficients, 1,m, l.,m, 
and AZ kIt and BO kIt are all zeros. ,rn, ,rn, 
Therefore, 
b"-l 
Y k' (z) = l 
rn, kll=O 
2 
l 
i=O 
{A. kIt x. I (Z) 1,rn, -It 
Taking the inverse z-transform 
-i 
z + B. kIt Y k' (z) 1,m, rn, -i} z • 
Y k' (n) = m, 
b"-l 
l 
k"=O 
Z 
l 
i=o 
{A. kIt x. I (n-i) + B. kIt Y k' (n-i)} • 1. ,rn, -It 1. ,rn, rn, 
Here the curly bracketed term is the parallel second order D.e.M., 
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that will make up a block Nth order D.C.M's which, in turn, are 
summed with weights to give the overall output of a parallel 
implementation. Figure 4.9b shows the structure for this type 
of digit slice parallel implementation with figure 4.9c representing 
how the output of a basic block of second order D.C.M's, (Y k,(n», 
m, 
can be compiled. 
figure 4.9c. 
Each H k'(z) in figure 4.9b is represented by 
m, 
4.4.2.2.2. Canonic, Non-direct Higher Order Recursive Digital Filters. 
A) Cascading the Basic Second Order Sections. 
i) Each basic cascaded second order section can be organised 
as in section 4.3.2. The input to the cascade sections are derived 
from the sliced outputs of the previous sections. This is the 
normal cascading of overall basic second order sections. 
ii) However, another approach is to decompose the Nth order 
filter whose Nth order blocks of digit convolution modules are 
broken up into second order canonic blocks of D.C.M's. Therefore, 
these second order blocks of D.e.M's are cascaded to build up the 
th N order blocks of D.C.M's, which are then added with weights to 
form the output. 
th The transfer function of an N order block of D.e.M's, as 
given by equation (4.29) is 
N 
-i 
Yk I (z) L a. z i=O 1 ~I (z) = ~I (z) = N 
-i 1 - L b. z 
i=l 1 
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where Yk,(z) and Xk,(z) are the z-transform of Yk,(n) and Xk,(n), 
the decomposed data sequences. 
Now breaking up this Hk'(z) into second order sections: 
1\, (z) H1 k'(z) x H2 k'(z) x ••• x H k'(z) ••• x ~ k'(z) 
, , ID, , 
or 2 
-i 
M r a. z i=o 1,m 1\, (z) = IT 
m=l 2 -i 1 - r b. z 
i=l 1,m 
N 
where a. and b. are the second order coefficients, and M = -2 ' l.,m l.,m 
N = order of filter, i.e. M = number of cascades. 
The squared bracketed term in the above equation is: 
H k' m, 
2 
r 
i=O 
1 -
-i 
a. z 1,m 
2 
I 
i=l 
b. 1,m 
-i 
z 
Y k' (z) m, 
Ym- 1,k' (z) 
where Y k'(z) and Y -1 k'(z) are the z-transform of the output rn, m , 
and input of the second order section derived from the decomposed 
Nth order filter. 
For a canonic implementation. 
Let 
Y k' (z) m, 
and let 
Y k' (z) m, 
V k' (z) m, 
Y k' (z) m, 
V k' (z) m, 
2 
r z 
i=o 
a. 1,m 
V k' (z) m, 
Ym- 1 ,k' (z) 
-i 
Yo o(nJ , 
2 
I L a. I i=O 1, 
-i 
z 
lYi.b' _1(nJ 
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Therefore, 
V k' (z) m, 1 
= --..,,-'::""'---
2 
L 
i=l 
1 - b. 1,m 
-i 
z 
Slicing up the coefficients and taking the inverse z-transform 
of the two preceding equations, 
b"-l 2 
Y k' (n) = L 
rn, k"=O 
p"k" 2 L 
i=O 
A. k" V k' (n-i) l.,m, rn, 
and 
V k' (n) = m, Ym- l k' (n) + , 
where BO k"'s are all zeros. 
,m, 
b"-l 
L 
k"=O 
p''k'' 2 
2 
L 
i=O 
B. k" V k' (n-i) l.,m, ID, 
Figure 4.10 shows how a canonic implementation of this kind 
is visualized. Instead of combining outputs to obtain the result 
of each stage, we have chosen not to but to proceed on with the 
decomposed outputs of the stages until at the last stage the 
decomposed outputs are combined to form the final output of the 
filter. 
B) Using Parallel Sections. 
Again here there are two possible approaches: 
i) Deriving the basic overall parallel sections first 
which are later decomposed. 
ii) th Or decomposing the N order filter first and then 
th deriving the basic parallel sections of the decomposed N order 
filter. 
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The first approach is a normal way of implementing a higher 
order filter via its second order sections. 
The second approach is shown mathematically as follows: 
th The N order decomposed filter transfer function is: 
N 
-i 
Yk , (z) I a. z i=O 1 ~, (z) ~, (z) = N 
-i 1 - I b. z 
i=l 1. 
This can be organised as parallel sections as follows: 
1 
-i 
M I a. z i=O 1. ,m ~, (z) Yo + I 2 
m=l 1 - I b. -i z 
i=l 1,m 
where y is a constant section, and the a. and b. 's are the 
o 1,m 1,m 
parallel section's coefficients. 
Slicing up the coefficients we have: 
b"-l p"k" 1 -i 
Yk , (z) I 2 I A. kIf Z M k"=O i=O 1,m, 
~, (z) = Yo + I b"-l 2 
m=l 1 - I p"k" I B. kIf -i 2 z 
k"=O i=l 1,m, 
The curly bracketed term is H k'(z); i.e. the transfer function 
m, 
th 
of a basic parallel section of the decomposed N order (or which 
is sometimes known as the Nth order blocks of D.e.M's). 
Therefore, 
where *'means 
Y k' (n) = H k' (n) * x. ,(n) ro, rn, -le 
'convolved.with', and Y k,(n) is the output of 
m, 
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the parallel section, and ~,(n) is the sliced input. 
Each basic parallel section is organised a~ a canonic digit 
convolution module structure as shown in section 4.3.2. 
4.5. PRACTICAL SIGNED VALUES IMPLEMENTATION. 
In a practical situation, both the data and coefficients 
are signed values, i.e. they can be positive or negative values. 
Usually, their absolute values are normalized to be less than one. 
In the previous analysis we have concentrated mainly on implementations 
using positive integer values. This section will outline how the 
previous analysis is still valid for a normalized two's complement 
fixed point implementation. 
(i) Any value whose absolute value is less than one can be 
represented in two's complement as: 
x [
b'-l J ~ p'k' -(p'b'-l) 
t.. 2 ~,x 2 
k'=O 
(4.30) 
where x is any decimal number, and x is sliced into b' blocks of 
each p' bits wide. 
Ixl < I 
p'-l 
~, = .I 
J=O 
where ~, . are all either ones or zeros except for ~ '-b' I· 'I 
-1< ,J -1< - - ,J=P -
which is either zero or minus one. 
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Example: 
x = 1.010 11002 = -0.6562510 
where the suffix 2 refers to a binary two's complement number 
and the suffix 10 refers to a decimal number. 
If we sliced this into two blocks of each four bits wide, 
i.e. p' = 4 and b' = 2 
k' 1 0 
11 1 0 1 0 1 1 0 1 0 I· 
j 3 2 1 0 3 2 1 0 
1 1 sign bit, ifa 
one denotes minus. decimal point. 
3 
x 
o L 2j X . O,J 12 j=O 
3 
2j _23 + 21 Xl L Xl • = = -6 j=O ,J 
From equation (4.30) : 
x ~.t 24k ' J -(8-1) ~, 2 
x = (24xO . 12 + 24x1 (-6») 2-7 
-7 -84 
x = (12-96) 2 = 128 = -0.6562510 
The squared bracketed term of equation (4.30) is the form 
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of slicing representation we have adopted during the analysis 
in the previous sections. Therefore, by neglecting the scaling 
-(p'b'-l) factor (in this case equals to 2 ), we can implement the 
, . 
digit sliced filters in exactly the same fo7mat representat10n 
as that outlined in the previous sections. Some care should be 
taken whenever the most significant blocks of values are involved 
since they can involve manipulation of negative values. The end 
result should then be normalized via the scaling factors of 
-(p'b'+p"b"-2) 2 • Notice that some modu1arity has been lost in 
using this form of two's complement representation. 
ii) A second way of representing the sliced number is: 
x b'~l (2P,)-k' Xk' 
k'=O 
x is a decimal number whose absolute value is less than one, and 
(4.31) 
is sliced into b' blocks each of p' bits wide. The most significant 
block is k' = 0 and this contains only the sign bit of x plus 
leading dummy zeros to make up a block of length p' bits. 
Xk'=o = 0 or -1 only 
p'-l 
2j Xk' r ~, . Xk' . = 0 or 1 only for j=O ,J ,J 
k' -# o. 
Example: 
If x is a 9 bits two's complement number, 
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k' = o 1 2 
leading dummy 
zeros. 
x = r (24)-k'~, 
k'=O 
iii) Yet a third way of writing and slicing a two's complement 
number can be represented as: 
x = ( 
b'-2 p'(b'-l)+ t 
- ~'-l 2 L 
k'=O 
p'k' ) -(p'b'-l) 2 ~,2 
where ~'-l represents the single sign bit of x, with combination 
of leading dummy zeros to achieve p' bits wide blocks in order to 
maintain the modularity concept. 
4.5.1. Non-recursive Digital Filter with Two's Complement Implementation. 
From equation (4.2), a non-recursive filter of second order 
(all positive values implementation) can be represented by: 
b'-l 
y(n) 1: 
k'=O 
p 'k' 2 
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b"-l 
1: 
k"=O 
p"k" 2 
2 
1: Ai,k" x.:, (n-i) 
i=o 
Using the representation of signed values as in method (i) in 
the previous section: 
x(n) 
and 
a. 1. 
~b'-l 'k' 1: 2P k'=O -(p'b'-l) 2 
~b"-l p"k" J -(p"b"-l) = 1: 2 A. k" 2 k1l=O 1., 
Equation (4.32) will be modified to: 
(4.32) 
y(n) = {b't 2P'k' 
k'=O 
b"-l 
1: 
k"=O 
p"k" 
2 
2 
1: 
i=O 
A. k" 1., 
. } -(p"b"+p"b"-2) x.:, (n-1.) 2 
Equation (4.33) is similar to equation (4.32) and so the filter 
can be implemented as if for an all positive value implementation 
except that Ai,b"-l and ~'-l (n-i) can be negative values, i.e. 
equal to: 
p"-l 
-A. b" I "I x 2 + 1., - ,p -
and 
p"-2 
1: j=O 
2 j 
p'-2 
+ 1: j=O 
A. b" I • 1., - ,J 
respectively. The scaling factor is not involved until the final 
result. In fact each module would have to be generally processed 
in the manner whereby the sliced data values and coefficients are 
(4.33) 
r' 
I 
I LoO .. _ .. _ .... __ .. __ .. _ .. ___ .. __________ , 
Tp'lb'-1) 
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X k' _I n_l --r--I 
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themselves in two's complement signed values. For those modules 
that do not involve the most significant block of the sliced data 
and coefficients, only positive values are involved, though we 
are using two's complement processing. This means that for each 
of these modules, there is an extra redundant sign bit which is 
always zero during the course of processing. 
However, if we choose to represent the values as suggested 
by equation (4.31), we have to separate out the sign bit into a 
separate block on its own with leading dummy zeros to make sure 
that we have our desired block length of p' or p" bits. The 
accumulation for the final result of the filter via the digit 
convolution modules in this case follows the same pattern as for 
the all positive implementation except that the weights that are 
involved are less than one rather than integers, although they 
are still in powers of twos. Apart from this, a negation (-1) 
is involved at the output of those modules that are involved with 
either the most significant block of data (k'=O) or the most 
significant block of coefficients (k"=O). Figure 4.11 shows this 
variation of two's complement D.C.M. implementation of a second 
order non-recursive filter. Notice that this implementation still 
retains the modularity of using D.C.M's, and that each of these 
modules are processed as if using sliced positive values. 
The third way of representing the two's complement is almost 
similar to the previous approach except that we make use of 
integers instead of fractions to represent the values. The end 
result is then restored (normalized), i.e. multiplied by a scaling 
factor to get at fractional values. The sliced data and coefficients 
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can be represented in this case by the following equations: 
x(n) = [JC (n) Zp'(b'-l) [b'-l 
b'-Z 
+ L 
, k' =0 
p'k' Z ~, (n)}-(P'b'-l) 
(4.34) 
[ 
b"-Z p"(b"-l) 
a i = - Ai ,b"-l Z + L k"=O 
p"k" J -(p"b"-l) Z A. kIf Z 1, 
A second order non-recursive filter is given by the difference 
equation: 
yen) = 
Z 
L 
i=O 
a. x(n-i) 
1 
Substituting equations (4.34) and (4.35) into the above equation: 
Z 
yen) = L 
i=O [ 
b"-Z p" (b"-l) 
- Ai b"-l Z + L 
, k"=O 
p"k" Z J -(p"b"-l) A. kIf Z 1, 
(4.35) 
x [ JC (n-i) [ -1> '-1 p'(b"-l) Z 
b'-Z 'k' 
+ L zP 
k'=O 
~, (n_i)}-(P'b'-l) 
Therefore 
yen) 
-(p'b'+p"b"-Z) Z 
~ { • (p"(b"-l)+p' (b'-l» 
= i~O Ai ,b"-l ~'_1(n-1) Z 
b"-2 
+ L A. kIf 
k"=O 1, 
"k" b'-2 
2P L 
k'=O 
'k' 2P ~,(n-i) 
p"(b"-l) 
- Ai ,b"-l Z 
b'-Z 'k' L 2P 
k'=O 
~,(n-i) 
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( ·)2P'(b'-1) - II n-1. 
-0' -1 
b"-2 
L 
k"=O 
} . 
Let yen) ys (n) = -_7(p"'-;, b"'0'!+:-:p7"rtbl1t1-=_"'l2\) 
2 
i.e. un-normalized yen). 
Therefore 
ys(n) (p"(b"-l)+p' (b'-l) = 2 
b'-2 b"-2 p"k" L p 'k' L + 2 2 
k'=O k"=O 
b'-2 p 'k' p"(b"-l) L - 2 2 
k'=O 
b"-2 p"k
" 
p' (b'-l) L - 2 2 
k"=O 
2 
L A. k" ~,(n-i) 
i=O 1, 
2 
L Ai ,b"-l ~, (n-i) i=o 
2 
L A. k" ~'_l(n-i) 1., i=o 
Now expanding: 
b'-l p'k' L 2 
b"-l 
L p"k" 2 
2 
k'=O k"=O 
L Ai ,k" ~,(n-i) 
i=O 
b'-2 
= L 
k'=O 
b'-2 
= L 
k'=O 
p'k' 2 
b"-2 
L 
k"=O 
p"k" 2 
2 
L A. k" i=O 1., ~, (n-i) 
2 
'(b'_l)b"-l p"k" 
+ 2P L 2 L Ai,k" ~'_l(n-i) 
i=O k"=O 
b'-2 p"(b"-l) 2 L p'k' L Ai b"-l ~, (n-i) + 2 2 k'=O i=O , 
b"-2 p"k" 2 p'k' L L Ai ,k" ~,(n-i) 2 2 
k"=O i=o 
(4.36) 
Therefore 
b'-2 
p' (b'-I) 
+ 2 
b"-2 
L 
k"=O 
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p"k" 2 
p' (b'-I) p"(b"-I) 
+ 2 • 2 
b'-2 
+ 2P"(b"-I) L 2P'k' 
k'=O 
b"-2 2 
2 
L 
i=o 
Ai,k" ~'_I(n-i) 
2 
L Ai b"-I ~'_I(n-i) 
i=o " 
2 
L Ai,b"-I~' (n-i) 
i=o 
L 2P'k' L 
k'=O k"=O 
p"k" 2 L Ai ,kIf ~,(n-i) 
i=O 
b'-l 
= L 
k'=O 
(p' (b'-I)+p"(b"-I» 
+ 2 
p'k' b"-I p"k" 2 2 L 2 L 
k"=O i=O 
p'(b'-I) b"-2 p"k" 
- 2 L Z 
k"=O 
p"(b"-I) b'-Z Zp'k' 
- 2 L 
k'=O 
2 
LA. b"-I ~'_I(n-i) i=O 1, 
A. kIf 1, ~, (n-i) 
2 
L A. kIf ~'-I (n-i) 
i=o 1, 
2 
L Ai,b"-I ~, (n-i) i=o 
(4.37) 
Notice that the first two terms of equation (4.36) can be represented 
by equation (4.37). 
Therefore, 
b'-I 
ys (n) = L p'k' 2 
k'=O 
p'(b'-I) 
- 2 
b"-I 
L 
k"=O 
b"-2 
L 
k"=O 
p"k" 2 
p"k" Z 
Z 
L 
i=O 
Ai ,kIf ~,(n-i) 
Z 
L Ai,k" ~'_i(n-i) 
i=O 
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Fig. 4.12. Another possible Negative Values Implementation for Second 
Order Non-recursive Digital Filter. 
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From equation (4.38) we can see that the un-normalized value of 
y(n) can be accumulated as an all positive value implementation 
as that shown in the first term of equation (4.38). However, we 
have to substract from this two correction terms as shown in 
equation (4.38). Notice that the modularity concept is still 
maintained since the second and third terms of the above equation 
can be obtained from the previously realized positive value digit 
convolution modules. Figure 4.12 shows diagramatically how ys(n) 
is accumulated. To get at y(n) all we need to do is to multiply 
-( 'b'+ "b"-2) ys (n) by Z P P (the scaling factor). 
• 
(4.38) 
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4.5.2. Recursive Digital Filters. 
Exactly the same three methods of representing the two's 
complement can be used for recursive digital filters (whether 
canonic or not). As for the non-recursive digital filter which 
we have dealt with previously, the same analysis can be carried 
through for the recursive digital filter in order to justify that 
we can obtain a signed value implementation from an all positive 
implementation. This is true for the last two methods which still 
maintain the modularity concept as for an all positive value 
implementation. 
4.6. CONCLUSION. 
In this chapter we have seen how the concept of digit convolution 
modules can be extended to a second order recursive canonic or non-
canonic implementation. There are a number of possible variations 
in how the feedback values of the filter can be derived. The normal 
method is to form the feedback value first and thereafter slice it 
in order to feedback the sliced values. The second method proposed 
is not to combine the output of blocks of D.C.M's for the feedback 
but to use it directly as decomposed feedback. This saves processing 
time and hardware over the first approach. For infinite precision 
implementations, there is no difference between the two methods. 
However, in a more practical environment of finite word length, the 
two methods give different signal to noise ratios for the filter. 
, 
Higher order digital filters using this slicing type of algorithmic 
architecture were proposed. Again the variations are dependent on 
whether we combine the output of the stages or not to act as the 
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decomposed input to the following section or stage. 
Lastly, it was shown how a two's complement signed value 
implementati?n can be achieved without degrading the analysis and 
modularity concept, as applicable to the all positive value 
implementation. 
82 
CHAPTER 5 
HARD\~ARE STRUCTURES OF DIGITAL FILTERS 
5.1. INTRODUCTION. 
This chapter will concentrate on the possible hardware structures 
of digital filters particularly using the concept of digit slicing 
(in order to obtain the smallest module, i.e. digit convolution 
module) as already detailed in previous chapters. 
Medium and Large Scale Integrated chips are made use of to 
implement these digital filters. Of particular interest to us are 
the microprocessor chips and their associated support chips, read-only 
memory (ROM) and random access memory (RAM). 
With the advance of newer technology in microcomputer systems, 
two different types of microprocessors are currently on the market. 
These two types are: 
i) Chips that make use of metal-oxide silicon semiconductor 
(MOS) integration, and 
ii) Chips that are bipolar in nature. 
To date, the MOS microcomputer systems are available in 4 bits, 
8 bits and 16 bits processor word lengths. They are more densely 
integrated as opposed to the bipolar processors which are also 
~own ~ bit slice microprocessors. Therefore fewer chips are 
needed to configure digital systems via MOS microprocessor chips 
than when using bipolar microprocessor chips. It also means that 
we require less power since MOS chips dissipate very little power. 
Section 5.2 will briefly outline the structures of digital 
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filters via MOS microprocessors and their associated chips. 
However, these filters tend to suffer from being slow. 
A much faster speed for a real-time realization of digital 
filters can be achieved by the use of ROM or RAM in which a table 
look up method is employed. This is shown in section 5.3. 
Section 5.4 shows how the filter can be implemented via 
microprogram types of architecture. This leads us to the implementation 
of digital filters using the newer type of microprocessors known as 
bit-slice microprocessors. 
5.2. THE USE OF MOS MICROPROCESSORS IN DIGITAL FILTERING. 
With the introduction of MOS microprocessors, many authors 
~5, 56J have suggested the implementation of digital filters on 
these microcomputer systems. Hardware multipliers are used for 
the multiplication of the coefficient and data values. Almost all 
microprocessors do not have built in hardware multipliers and so 
multiplier chips have to be interfaced to the microprocessors if 
slow software mUltiplication is to be avoided. possible methods 
of 'hooking up' the multiplier to the processor have been proposed 
by Davies and Fung [!i lJ • 
5.2.1. Normal Unsliced Type of Architecture. 
The implementation of digital filters via basic second order 
sections on a MOS microcomputer system is very straight forward. 
A single processor is employed to do the processing of the difference 
equation. If a cascaded canonic form of realization is required all 
we need to do is to devise some means of storing ~he intermediate 
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values and their delays plus the output of each intermediate 
cascaded stage. The output of each cascade can be stored in 
specially assigned RAM storage. However, the intermediate values 
and their delays cannot easily be stored in RAM storage. This is 
due to the fact that at each sample period, the contents of these 
delays have to be shifted out into the fOllowing delay. This calls 
for a push-through stack and can be implemented by using three-state 
registers as shown in figure 5.1. It should be noted that although 
the RAM can be employed to form a push-through stack, the large 
overhead time needed for extra software to handle this renders such 
a method useless. Since only one processor is involved, all the 
processings be it for the recursive or for the non-recursive parts 
or the cascade stages are done in series (sequentially). Here 
elaborate processings using multiprocessors can be employed for 
the recursive part, or the non-recursive part, and even pipe lining 
the cascade stages. The multiprocessor system will be faster than 
for a single processor operation. In fact the distribution of tasks 
among the processors for a single cascade can be very involved, as 
shown by Brafman, Szczupak and Mitra 85sJ. 
Each OE (output enable) as shown in figure 5.1 can be individually 
selected thereby effectively allowing random access to the stack. 
However, when it comes to loading, new data is loaded into the top 
register while the rest of the registers are simultaneously loaded 
with values from their preceding register. Figure 5.2 shows a 
generalized microcomputer system for the implementation of a digital 
filter. This form of straight forward unsliced one processor 
implementation suffers from being too slow 856J for practical 
• 
, 
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real-time applications in signal processing. The higher the order 
of the filter the more intolerable the degradation of speed. 
Therefore such a straight forward simple implementation on a 
microcomputer system is of very limited use. Most common MOS 
microprocessors are of 8 bits word length. For a fixed point 
arithmetic, this 8 bits word length is insufficient for accurate 
practical operation of filtering. If a longer word length is 
required then software for handling double word precision has to 
be employed, which further slows down the filter. A more useful 
way of extending the word length is to use the algorithm for 
digit slicing of digital filters for multiple word length of 8 bits 
without seriously degrading the speed due to higher word length 
implementation. 
5.2.2. Sliced Architecture. 
For higher word length, i.e. being multiple of the word length 
of currently available MOS microprocessors, it will be wise for us 
to adopt the sliced form of architecture to do the multiple processing. 
Slicing is a simple method of structuring a multiprocessor system 
for digital filtering or some other digital algorithm. 
As an example, say for accuracy constraints, we have to use 
24 bits for both the data and coefficient representation. Clearly 
an 8 bit processor cannot cope with 24 bits processing unless we 
use triple word length precision or in this case slicing both the 
data and coefficients into 3 blocks of each 8 bits wide. This 
results in the submodules of digit convolution modules which can 
be processed simultaneously ~y (3x3) = 9 parallel 8 bits word 
'-, 
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Fig. 5.3. Parallel MOS microcomputers system for a 
digital filter implementation. 
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length processors. Each processor would have the job of processing 
the recursive part, and non-recursive part of the canonic second 
order digit convolution modules, and repeating it for the required 
number of cascade stages in order to realize a higher order filter. 
All these being done sequentically. Parallel pipe lining for the 
recursive part, non-recursive part and the stages will certainly 
speed up the process, but we shall have to incorporate more processors 
to handle this form of pipelining. We shall restrict ourselves to 
serial processing of the non-recursive part, the recursive part and 
the cascade stages. Figure 5.3 shows this digit slice implementation 
for a 24 bit word length recursive canonic digital filter using 9 
parallel microcomputer systems. Each microcomputer system is 
represented as a block diagram in figure 5.3. Each of these blocks 
is made up of an 8 bits wide processor and its associated support 
chips as shown in figure 5.2. In order for the microprocessoISto 
share the same data bus and address bus, each of the data and 
address bus (which are already 3 state . ) are buffered by a three 
state buffer, so that during parallel processing, they do not compete 
for the same bus. If this is allowed to happen, then we have the 
data bus being tied to different memory locations at the same time. 
Clearly this must not be allowed to occur. During the digit convolution 
modules processing, the outer data bus is held at the high impedance 
state via the ENI to EN7• Since the processing of the modules is 
identical, they therefore finish computing at the same time if started 
at the same time. At the end, the content of accumulator ~P8 is 
added to accumulator ~P6 via a working storage. Similarly for 
~P7, ~P5, ~P3 accumulators are added up, and so are accumulators 
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pP2 and pP4. This is due to the fact that weights of these sets 
of pP's accumulators are the same. The final result is contained 
in pPI, pP2, pP3, pP6, and pP9, i.e. 8x5 = 40 bits word length. 
Clearly Ppg can be neglected to get at a'24 bits roundoff result 
for the final output to the DAC. Figure 5.4 shows the weights 
involved for each of the 8 bits accumulators. Note also that an 
overflow or carry from the addition of lesser'significant processors 
should be added on to the next more significant processor. In fact 
for truncation to 24 bits, pP6, pP8 and pP9 can be neglected 
altogether. The outer three state data bus is used during the 
combination of results from the appropriate sets of microprocessors 
via the appropriate EN of the 3 state-bidirectional buffer. 
5.3. STORED LOGIC (TABLE LOOK UP) DIGITAL FILTERS. 
The subject of stored logic (table look up) for digital systems 
has been proposed by many authors [44,62,63J. The extension of this 
idea to digi tal filters was carried out by Croisier et al. [}[J, 
Peled and Bede Liu [39J, Bin Nun and Woodward 1}9J. They all 
proposed stored logic implementation for a non-recursive filter 
or a non-canonic recursive second order section. From Chapter 4, 
there are various methods of implementing the recursive second 
order section and therefore a higher order recursive filter. 
This section will attempt to outline the possible stored logic 
implementation for a higher order filter, other than the 
implementation as already proposed by the previous authors. 
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5.3.1. Unsliced Stored Logic Digital Filter. 
Section 5.2 already shows how an unsliced digital filter 
can be implanted on a MOS microcomputer system. However, although 
the stored logic implementation for an unsliced digital filter 
would be considered ideal in terms of speed if compared with the 
slow MOS microcomputer implementation, it is impractical to 
implement in a stored logic form because of the large requirement 
for storage capacity. As an example, if we consider 8 bits wide 
data and coefficients, we require 2{8x6) = 248 = 238 K words of 
storage for just a second order non-recursive section. The speed 
of the unpractical second order section is just one access time 
of the storage. The storage requirement for a recursive higher 
order unsliced stored logic digital filter is even more than this 
and is unpractical, even though performing serial access for the 
stages' output from the same ROM. 
5.3.2. Sliced Stored Logic Digital Filter Structures. 
, 
This sliced implementation will at least reduce the impractically 
high storage requirement of an unsliced stored logic digital filter. 
This will be gained at the expense of slower speed. 
5.3.2.1. Coefficient Slicing. 
One of the possible ways of slicing is to slice the coefficients 
only and not to slice the data. Figure 4.2 will then reduce 
to only one value of k' since the data is unsliced; the value of 
k" goes from 0 to b"-1. Figure 5.5 shows the sliced coefficients 
modules. Depending on the speed requirement, either a serial or 
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89 
parallel table look up of the modules will have to be performed. 
For a serial type we need only one ROM or RAM with a storage 
5( "+L') 
capacity of 2 p words. Where L' is word length of data 
and p" is word length of sliced coefficients. Example L' = 8 
and p" = I, Le. the coefficients are sliced into blocks of one 
single • 5(1+8) 45 bit wide, we require a storage capac~ty of 2 = 2 
words = 35 2 k words; which is still too large for a practical 
implementation. Even using separate modules for non-recursive 
and recursive parts, we would need at least for a full serial 
implementation in this case a storage capacity of 23(1+8) = 227 
= 131,072 k words which is still too large. In practice, the 
word length of data should not be less than 8 bits for errors to 
be minimized. Word lengths shorter than 8 bits tend to produce 
correlation among the error sources and hence more noise. 
Therefore, it is no good reducing the data word length in order 
to reduce the storage capacity for a viable practical implementation 
of this form of architecture. Notice that in these cases, the 
value of the coefficients are not stored specifically but combinations 
of their values are stored. Therefore, this form of architecture if 
practical is more flexible (i.e. we are able to change the coefficient 
as fast as possible) than the normal stored logic implementations 
as proposed by Croisier et al. [37J and Peled and Liu [39J which in 
these cases, the coefficient values and hence the characteristics 
of the filter are fixed. If we do not want this flexibility, we 
therefore need a storage capacity of 25 (L') which is still large 
for a practical implementation. For this reason, this form of 
architecture for a stored logic implementation should be avoided. 
Each dotted box in figure 5.5 is a single set of RAM or ROM. 
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5.3.2.2. Data Slicing. 
This architecture is the dual of the previous architecture 
where we had only sliced the coefficients. Now k' reduces to a 
single value and k' can be 0 to b'-l, i.e. number of blocks of 
modules. Figure 5.6 shows this type of architecture. If we 
sliced the data into single bits, and execute each block of modules 
(k' = 0 to b'-l) sequential1y, we end up with the architecture 
proposed by Croisieret al. [~7] and Pe1ed and Liu [)9]. For a 
serial implementation, and embedding the coefficients in the ROM 
as opposed to a more flexible approach, we need a storage capacity 
5 
of 2 words. For a full parallel implementation of the modules 
we need a storage capacity of 8.25 = 256 words, for an 8 bits data 
word. For higher order filter, modules can be cascaded or the 
overall second order sections results are cascaded. The choice 
depends on the designed tolerance of noise between the two forms. 
The module sections or overall sections can be processed sequentia11y 
or by parallel pipe lining. The full parallel pipeline approach 
gives the best speed performance. 
For a practical 8th order filter we need 4 cascades and 
therefore for a cascaded approach we need a storage requirement of 
5 4.8.2 = 1024 words. 
The canonic form of stored logic implementation is shown in 
figure 5.7. For a fully parallel pipeline implementation, the 
negation at the output of the most significant block module can 
be embedded in the ROM Tb '-l and Sb'-l; and a pipeline delay is 
needed at the outputs of the recursive part of every block of 
modules. For a higher order filter, either the overall section 
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can be cascaded, or each individual block modules can be cascaded. 
Again a pipeline register is required at the output of each cascade 
stages, for parallel pipelining of stages. Assuming that we sliced 
the data into single bits, and use a full parallel approach, each 
3 ROM in figure 5.7 would be of 2 = 8 words capacity. For 8 bits 
th 
wide data, and 8 order, we need 8x4x2 = 64 sets of these 8 words 
capacity ROM. Total storage requirement in this canonic implementation 
of an 8th order recursive filter is 512 words which is smaller than 
the previous non-canonic implementation. This canonic form apart 
from reducing the delay registers, also reduces the total ROM storage 
capacity. For this reason therefore it is advisable to implement 
the canonic form of stored logic data slicing digital filters, then 
the structure of non-canonic form as that suggested by Croisier et 
a1. [37J, Peled and tiu [39J. 
5.3.2.3. Slicing Both Data and Coefficient. 
This would be the most generalized form of architecture where 
it will encompass the previous two forms. For a non-canonic cascade 
implementation, it can be viewed as if we are breaking up each set 
of ROM in figure 5.6 into b" smaller sets of ROM. Each of these 
5 ' sets of ROM will need a storage capacity of 2 p where p' is the 
word length of sliced data. However, the only difference as 
compared to the previous two cases is that the word length of the 
storage can be shorter, Le. p' + p" where p" is the sliced 
coefficient word length. For slicing both the data and coefficients 
into single bits, we need (L' x L") sets of ROM each of which is 
25 words capaci ty and word length of 2 bi ts. L' and L" are the 
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92 
word 1engttsof the data and coefficients which in this case are 
equal to b' and b" respectively. Figure 5.8 and figure 5.9 
show the non-canonic and canonic forms of this stored logic type 
of architecture. 
5.4. MICROPROGRAM DIGITAL FILTERS. 
5.4.1. Uns1iced Microprogram Digital Filters. 
5.4.1.1. Non-Recursive Digital Filters. 
Esteban, Hajek and Tubiana ~:[I have briefly in their paper 
outlined a method for implementing a non-recursive microprogram 
digital filter. Their implementation was simplified by using only 
integral values for the coefficients. Some gain in computing 
power is achieved through coding the coefficients in some form of 
mu1ti1eve1 coding, e.g. ternary level coding. The form of coding 
as suggested by Esteban et al. ~3J is to use -1, 0 and +1 for the 
integer coefficients, and a straight 8421 weighted code. 
A non-recursive digital filter can be represented by the 
following difference equation: 
where 
N 
y(n) = L 
i=o 
a. x(n-i) 
1 
y(n) = output of filter, 
N = order of filter, 
a. = non-recursive filter 
1 
coefficients, 
x (n-i) = input and its delayed values. 
By means of a push-through stack memory, the input and its 
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Coefficient 
Micro-
instruction 
No. or 
PROM address 
0 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
Decimal values Coded coefficient values 
23 22 21 20 
1 1 
-3 1 
10 o 
end 
Table 5.1. Ternary coding of coefficient values. 
, 
Microinstruction codes 
Push through stack Add = 1 Shift = 1 Skip = 1 
address Subtract=O No shift=O No skip=O 
decimal binary 
0 
1 
2 
0 
1 
2 
0 
1 
2 
0 
1 
2 
00 1 0 
01 1 1 
10 X X 
00 X X 
01 X X 
10 1 1 
00 X X 
01 0 1 
10 X X 
00 X X 
01 X X 
10 1 0 
Table 5.2.' Microprogram for a second order 
non-recursive digital filter. 
0 
0 
1 
1 
1 
0 
1 
0 
1 
1 
1 
0 
start 
1 
Coefficient 
bits 
1 
1 
0 
0 
0 
1 
0 
-1 
0 
0 
0 
1 
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delayed values are being stored. These values can be randomly 
accessed via the address lines. Figure 5.10 shows a block diagram. 
of a non-recursive microprogram digital filter. Based on the 
actual bit pattern of the coefficients a.'s, a microprogram has 1 _ 
to be written and stored in PROM. The microinstruction code will 
provide the address for accessing the push-through stack and the 
control for the addition/subtraction and shift operation. 
Example: 
Consider a second order'non-recursive filter. The coefficient 
values are shown in Table 5.1 together with their coded bit pattern. 
The filter output is defined as: 
y(n) = a
o 
x(n) + a1 x(n-1) + a2 x(n-2). 
Normally in an ordinary uns1iced microcomputer (MOS) type of 
architecture the output y(n) is worked out individually term by 
term. The product a. x(n-i) is worked out by either a software 
1 
routine or a hardware multiplier inte;face4to the computer 
architecture. However in a microprogram microcomputer instead of 
working out term by term, the processing is being done bit by bit 
in a serial fashion just as in a serial/parallel multiplier. The 
only difference is that the processing is done beginning from the 
least significant bit of a down the column as depicted in 
o 
Table 5.1 to the least significant bit of a2 and repeated column 
by column as shown by the direction of the arrow. The input and 
its delayed values x(n), x(n-1), x(n-2) are stored in address 
0,1,2 respectively of the push-through stack. The microprogram 
for the above second order non-recursive digita~ filter is 
represented in Table 5.2. 
Microinstruction 
No. of PROM 
address 
0 
1 
2 
3 
4 
5 
Coefficient 
-
a 
0 
a1 
a2 
b1 
b2 
Microinstruction codes. 
Push through stack Add = 1 Shift = 1 
address in binary - Subs tract = 0 No shift = 
00 1 0 
01 1 1 
10 1 1 
01 0 1 
10 1 0 
End 
Table 5.3. Shortened version of the microprogram 
as depicted in Table 5.2. 
Decimal values Coded coefficient values 
23 22 21 
1 0 0 0 
-3 0 (4) -1 (3) 0 (2) 
10 1 0 1 
3 0 0 1 
2 0 0 1 
Table 5.4. Ternary coding of coefficient values 
for a second order recursive 
microprogram digital filter. 
20 
1 
1 
0 
1 
0 
0 
, 
, 
(1) 
microsub-
routines 
1 to 4 as 
depicted by 
arrows. 
----------------------------------------------------------------------------------------~ 
ph 
th 
sk , 
'. 
Fig. 5.12. Block diagram of a Nth order parallel form 
non-recursive microprogram digital filter. 
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I 
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At the end of the twelve microinstructions we have the result 
2 
of L a. x{n-i), i.e. the output of a second order non-recursive 
i=O ~ 
filter. 
, 
Basically the partial result is accumulated in the accumulator 
of the ALU. At the end of the twelve microinstructions, the 
accumulator will contain the result of the filter. As the microprogram 
counter is incremented from 0 to 11, the appropriate contents of the 
push-through stacks are addressed and these contents are then 
accumulated in the ALU accumulator. Notice that whenever there are 
X's present in a microinstruction for both the Add/Subtract and 
Shift/No Shift bits, no operation need be performed. These 
microinstructions can be neglected so as to make the operation run 
faster. Therefore the deletion of microinstructions No. 2,3,4,6,8,9 
and 10, shortens the microprogram from 12 to 5 microinstructions. 
The final microprogram is represented in Table 5.3. 
The above non-recursive filter can be extended to any order by 
just having more push-through stacks and longer microprograms. The 
choice of implementing a direct form or parallel or cascade form 
of higher order non-recursive digital filters would then be dictated 
by the noise and speed requirements. Figure 5.11 shows an Nth order 
direct form non-recursive microprogram digital filter. Figure 5.12 
shows its equivalent parallel form and figure 5.13 shows its cascade 
form. (Assuming that N is even). 
In the parallel form of implementation of an Nth order filter, 
each set of ALU, its push-through stack and its intermediate 
register is being controlled from each individual PROM controller. 
It should be noted here that as long as we use the full microprogram 
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nd for a 2 order non-recursive filter and not the short version 
there is no problem. This means that whenever there is a 0 bit 
pattern in the coefficient bits pattern we have to place a no 
operation microinstruction in the PROM controller. This redundant 
microinstruction is needed so as to synchronize the operation of 
the parallel processors. The length of the microprogram in all 
the PROM controllers will have to be of equal lengths. At the 
end of these parallel microprograms, the results in all the 
intermediate registers are accumulated into the output register. 
Therefore in this case, the use of ternary coding to speed up the 
processing is of no significance. In fact it is not justifiable 
to use ternary coding in this case since coding the coefficients 
into this form is very difficult especially for non integer values. 
In the next section (5.4.2) it will be shown how two's complement 
binary coding can be employed to realise the microprogram digital 
filters. It is still possible to run the filter at its optimum 
speed via the ternary coding. However, the problem of synchronization 
of the parallel processors will have to be overcome. There are 
basically two methods of synchronizing the different lengths of 
the parallel microprograms. One of the methods is to concatenate 
the controlling words or microinstruction of all the microprograms 
into a single PROM controller. Neglection of no operation 
microinstruction can only be done if all the controlling words are 
of no operation microinstruction. If not, the no operation 
microinstruction for some of the parallel processors will have to 
be executed in parallel with the operation microinstruction for 
the other processors. The disadvantage in this case is that the 
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word length in bits of the single PROM controller would be 
multiplied by N/2 where N is order of filter. However, the 
actual PROM storage requirement is reduced through the deletion 
of the no operations microinstructions •. Therefore from the points 
of view of storage and speed it will be advisable to use this 
method at the expense of difficulty of coding the coefficients 
into ternary code. 
The other method of synchronizing the microprograms is to 
add a synchronizing bit to each of the PROM words. The last 
microinstruction of the microprograms would contain this bit set 
thereby suspending further operation of the processor until all 
other microprograms have terminated. The clock to the ~P counter 
and ALU can be stopped by this synchronizing bit in order to 
suspend further operation of the processor. A flip-flop will 
have to be employed in each processor in order to latch this 
synchronizing bit whenever the synchronizing bits from the PROM 
words are set to one. The output of these flip-flops will control 
the clock to each individual processor. These flip-flops' 
outputs are ANDED in order to detect that all the microprograms 
have terminated and that these flip-flops will have to be cleared 
for all the processors to be activated again for further processing. 
5.4.1.2. Recursive Digital Filters. 
Woodward ~{I has shown how a recursive 4th order direct form 
digital filter can be implemented using the microprogram architecture. 
The recursive and non-recursive parts of the filter are made up 
of fourth order direct forms. Similarly Esteban'et al ~3J uses 
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a direct non-recursive form for his microprogram implementation 
of the non-recursive higher order digital filter. By higher 
order we mean an order higher than two. It is known that direct 
forms of implementation of digital filters (whether recursive or 
non-recursive types) should be avoided from the point of view of 
optimizing the signal to noise output of the filter and coefficient 
sensitivity. The parallel form and cascade form of implementation 
as shown for non-recursive filters in the previous section 5.4.1.1. 
should be adopted for the recursive filters. The following shows 
these two forms of implementation for recursive high order digital 
filter. 
The difference equation that describes the algorithm of a 
recursive Nth order direct form recursive digital filter is: 
N 
y{n) = I i=o 
where 
The processing of 
a. x{n-i) + 
1. 
N I b. y{n-i) 
i=O 1. 
the non-recursive part 
N 
I 
N 
i=O 
a. x{n-i) and 
1. 
for the purpose the recursive part I b. y{n-i) are identical 
i=O 1. 
of microprogramming the filter algorithm. 
Parallel Form: 
th However, a parallel form N order recursive digital filter 
can be represented by the following difference equation: 
where 
M 
y{n) = G x{n) + I Yk{n) 
k=l 
1 
I 
i=O 
a. k x{n-i) ± 
1., 
2 
L 
i=l 
PROM 
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counter 
.r 
clock' 
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Fig. 5.14. A second order"non-canonic recursive microprogram 
digital filter section. 
and 
N k = 1,2, .•.. , M = 2 
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for even N, 
yk(n) represents the output of a generalized basic 
second order recursive section. 
G is a constant. 
Figure 3.7 shows this parallel form of implementation of a 
higher order recursive digital filter. The transfer function of 
a generalized recursive high order digital filter H(z) can be 
represented by: 
H(z) 
M 
G + r ~(z); 
k=l 
k = 1,2, ... ,M. 
~(z) can be a second order section of the form: 
~(z) 
-1 
ao,k + a1,k z 
= ~~~--~~-~1~---------~2 
1 ± (bl,k z + bZ,k z ) 
or a first order section of the form: 
~(z) 
a 
o,k 
-1 
1 ± bl,k z 
depending on whether the order of the filter (N) is even or odd. 
Each of these first or second order recursive sections can be 
microprogrammed as for the direct recursive form as shown by 
Woodward Q;{I. Figure 5.14 shows a second order recursive 
microprogram section with its difference equation being: 
1 2 
r 
i=O 
a. k x(n-i) :;: 
1, r i=l 
The recursive and non-recursive parts of the second order 
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Fig. 5.15. A higher order parallel form non-canonic recursive microprogram digital filter. 
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section are being microprogrammed in parallel. Two ALU's are 
used to process the data stored in the push-through stacks of 
the non-recursive part and the recursive part. Again the problem 
of synchronizing the two processors must be overcome if efficient 
ternary coding is to be used to speed up the filtering operation. 
In figure 5.14 a single PROM controller is used to control the 
operation of various registers, ALU, stacks and hardware adder/ 
subtractor. Another form of architecture is to use only one ALU 
for both the recursive and non-recursive processing together with 
the addition or subtraction of these two parts for the final 
output Yk(n). In this case serial processing of the recursive and 
non-recursive parts is used. Figure 5.15 shows how these second 
order sections are assembled in parallel to form a higher order 
recursive digital filter. Note that the PROM controllers are not 
included in the diagram. This is because there are 3 possibilities 
of controlling the parallel operation of the parallel microprogram 
) 
second order sections. In practice one of these methods of 
synchronizing the parallel sections should be employed. The three 
methods of synchronization as already outlined before are: 
i) Use a single PROM of very long word to control all 
the parallel sections. 
ii) Each processor has its own PROMs, a synchronization 
bit is reserved for synchronization purposes. 
iii) Each processor has its own PROM controller but a full 
microprogram length will have to,be executed, which 
means that no form of coding could be employed to speed 
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up the filter. The no operation microinstructions will 
have to be included in the microprogram. 
Method (iii) will have to be avoided since it does not give us 
any practical advantage from the point of view of speed. Method (i) 
, 
is recommended since we have the advantage of simplicity and less 
storage as opposed to method (ii). If it is not for the synchronizing 
bits, the storage requirement for methods (i) and (ii) would be the 
same. Apart from this, from the practical design point of view, it 
is much easier to design, construct and debug the filter via 
method (i). However from the point of view of modularity each 
second order section should be controlled by its own individual 
PROM controller. Therefore both methods (i) and (ii) are recommended 
to be used as follows. In each of the second order sections, the 
recursive and the non-recursive parts are being controlled by a 
single PROM controller (method (i) employed here); but different 
overall second order sections should be controlled by their own 
individual PROM with synchronization bits embedded in the word 
(method ii). 
Cascade Form. 
A general second order cascade section can be represented by 
the following difference equation: 
2 2 
L L 
i=O i=l 
where th Yk(n) is the output of k section, 
a. k and b. k are the coefficients of k~h section, 
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microprogram digital filter. 
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Yk_l(n-i) for i = 0,1,2 are the input and its delays 
th 
of the k section. 
Using different ALU's to compute for each cascade, and their 
individual recursive and non-recursive parts, the microprogram" 
th 
unsliced architecture of the M order cascade implementation is 
shown in figure 5.16. The output of each stage will have to be 
stored in pipeline registers so as to make the parallel pipelining 
of the stages viable. 
Serial architecture of processing sequentially each cascade 
stages, their recursive and non-recursive parts is also possible. 
In this case saving in the ALU hardware will degrade the speed 
performance of the filter. Figure 5.16 shows a non-canonic 
implementation. 
However, a canonic implementation is also possible. In this 
case we will reduce the number of push-through stacks necessary. 
The canonic form is represented by the difference equations: 
2 
L i=o 
Figure 5.17 shows how the above two difference equations can 
be microprogrammed and executed. Figure 5.18 shows the cascade 
canonic unsliced recursive digital filters using the basic section 
as in figure 5.17. The choice of a fully parallel or serial approach 
is totally dependent on the designer's requirements concerning 
hardware complexity, cost and speed. For the parallel pipeline 
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approach, a pipeline register will have to be inserted just after 
the first summer (i.e. after the recursive part), in order for the 
recursive and non-recursive parts to be simultaneously computed. 
Again methods of synchronizing the parallel processors can be done 
as suggested in the previous section. Note that the PROM controllers 
are not included in figure 5.16, figure 5.17 and figure 5.18 for 
simplicity in the layout of the diagrams. 
5.4.2. Sliced Microprogram Digital Filter Structures. 
In the previous sections, we have seen how a long microprogram 
must be written and executed in order to complete the processing 
based on the whole bit pattern of the sets of coefficients. For 
a second order non-recursive filter having 8 bit coefficients, we 
need (3 x 8) = 24 microinstructions in order to arrive at the result. 
Therefore, the longer is the word length of coefficient, and/or 
the higher the order of basic sections, the longer will our micro-
program be, and the longer is the execution time. 
One of ~he ways of speeding up the execution of the basic 
section is to break up the long microprogram into a set of shorter 
microprograms. These shorter microprograms if executed simultaneously 
(in parallel) by parallel ALU's will effectively increase the speed 
performance of our basic sections and hence the overall filter. 
We now will have to find ways and means of slicing the single 
long microprograms into a set of shorter length microprograms. 
Previously we have seen how slicing the coefficient and data would 
produce sub-modules known as 'digit convolution modules' which 
when executed in parallel would speed up the filt~ring process 
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Therefore it will be logical to use the method of slicing the 
coefficients and/or data in order to arrive at a set of shorter 
length microprograms from the single long microprogram of the 
overall filter section. 
5.4.2.1. Data Slicing. 
If we embed the coefficient values in the control PROM, 
there is no advantage in terms of speed for slicing the data 
values into blocks of smaller word length. This is because the 
length of the single unsliced coefficient microprogram is unaffected 
if only the data values are sliced. The normal microprogram 
approach is to combine the data values in the manner as suggested 
by the bit pattern of the coefficient values. If we reverse the 
role of the data and coefficient, i.e. if we embed the data values 
in the PROM instead of the coefficient and process the coefficient 
based on this bit pattern of the data, then only will we effectively 
gain in speed by slicing the data values. However the snag is 
that the data values are changing every sample period and therefore 
the control PROM will have to be updated or remicroprogrammed at 
each sample period. Clearly this is a practically difficult task 
to perform. However, section 5.4.3. will show a more flexible 
approach which can accommodate the reverse role of the coefficient 
and data in a normal microprogram digital filter. At this stage, 
it is sufficient to note that it is impossible to slice the data 
and embed it in the control PROM at every sample period. This 
architecture proves to be impossible to implement for a microprogram 
digital filter. 
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If the word length of the ALU is fixed (i.e. cannot be extended), 
the use of data slicing in the normal microprogram filter operation 
can be employed to increase the precision of the filter. Say only 
8 bits ALU hardware are available. Clearly for a 24 bits data we 
cannot use this 8 bits ALU; but we can still process this 24 bits 
value as a sliced data of 3 blocks each of 8 bits wide. Refer to 
section 5.2.2. for an example in detail. 
5.4.2.2. Coefficient Slicing. 
We have known from Table 5.1 that for a second order non-
recursive filter, we have to microprogram the filter based on the 
bit pattern of a particular column of the coded coefficient. We 
can therefore choose to microprogram single columns or a few columns 
of the coded coefficient. This is effectively slicing the coefficients 
into shorter word lengths, and simultaneously executing the sliced 
microprograms obtained. The difference equation for a second order 
non-recursive filter is given by: 
2 
y(n) = L 
i=o 
a. x(n-i) • 
1 
If we sliced a. 's into bIt blocks of each pIt bits wide, we have 
1 
b"-l 
y(n) L 
k"=O 
A. kIf 1, x(n-i)] • 
Each of the squared bracketed term of the above expression 
can be executed in parallel via the sets of sliced microprograms. 
The end result is obtained via weighted combination of the results 
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from the sliced microprograms. Each sliced microprogram is 
shorter than the single original microprogram. Therefore we shall 
gain speed if the coefficients are sliced. The more we sliced the 
coefficient (in the extreme with single bits), the faster will be 
our filter, but more hardware will have to be employed. Therefore, 
unlike data slicing, coefficient slicing should be employed in the 
normal microprogram digital filter in order to gain speed of 
operation. 
5.4.2.3. Both Data and Coefficient Slicing. 
We can achieve faster speed and higher precision if we employ 
both coefficient and data slicing. However, if the ALU's are bit 
slice microprocessor arrays, the slicing of the data does not give 
us any added advantage or bonus since the bit slice microprocessor 
wordlength can 'infinitely' be extended to any length to accommodate 
the data. 
Therefore slicing the data should be avoided in the normal 
microprogram filter implementation via the bit slice microprocessor. 
Section 5.4.4. will outline the use of bit slice microprocessors for 
the ALU units in the microprogrammable digital filters. , 
5.4.2.4. Coefficient Coding in Sliced Architectures. 
Ternary coding of coefficients has been suggested by Esteban 
et al ~3J for speeding up the execution of microprograms by 
effectively neglecting the no operation microinstruction as 
dictated by the zero bit pattern in the coefficients. The similar 
ternary coding can be employed to further speed up the coefficient 
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sliced microprogram digital filters. However, it suffers from 
difficulty in coding the coefficients so as to maximize the number 
of zeros present in the sliced coefficients. Apart from this, the 
length of each sliced microprogram will never be of equal length 
/-
and the problem of synchronizing their execution would rule out 
their USe. Therefore the use of two's complement for coefficient 
and data values is sufficient. The sliced coefficient has already 
speeded up our filtering without us bothering too much on the 
difficulty of an optimal coding for the sliced coefficient. 
5.4.3. More Flexible Design of Mi~roprogram Digital Filters. 
The drawbacks of employing the previous designs in implementing 
digital filters is that the controller will have to be remicro-
programmed each time we would like to change the frequency response 
characteristic of the filter. Since microprogramming is not always 
an easy task due to the fact that microassemblers may not be 
available to help us, it is therefore preferable to avoid remicro-
programming the controller each time we require a different frequency 
response characteristic of the digital filter. This section will 
show how improvement should be made to avoid remicroprogramming. 
Apart from this, this section will lead us to how time variable 
digital microprogram filters can be implemented. 
Non-Recursive Second Order Filter. 
We begin with a simple non-recursive second order digital 
filter as an example. Instead of embedding the coefficients 
straight into'the PROM controller, we can store these coefficients 
in shift registers. Using the same non-recursive coefficient 
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values as shown previously in Table 5.1, we can write 212 different 
sets of microprograms to represent each of the , different possibilities ~ 
of the values of a
o
' aI' and a2• Note that in this case we are 
only using 4 bits to represent each coefficient value. Therefore 
for 1 bits length of coefficient we need 231 different sets of 
microprogram to be stored. Taking the worse case condition, each 
microprogram length will have to be 31 long. Therefore we need 
31 
storage of 31 x 2 words of PROM or RAM to store these sets of 
microprograms. The bit patterns of coefficients in the registers 
are being used to address the different sets of microprograms 
pertaining to a particular frequency response. Figure 5.lQ shows 
an improved second order non-recursive microprogram digital filter. 
All that is needed in order to change the filter characteristic 
is to load new sets of coefficients into the coefficients registers. 
The main disadvantage of this is that it is almost impractical to 
use too large storage to cater for the storage of all different 
possibilities of coefficient values especially when the coefficient 
word lengths are long (for higher precision) and filter of higher 
order (for sharper cutoff frequency in the frequency response 
characteristics). Although this flexible design can be extended 
to recursive and higher order filters, from the point of practical 
implementation it is too expensive to store all the possible 
coefficient values. Therefore we must develop some means of saving 
PROM storage before this more flexible design can be of any use. 
Slicing the microprogram of the digital filter would save controller 
storage apart from the gain in speed, for this more flexible form. 
Sliced microprogram via coefficient slicing or partitioning should 
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be adopted in this more flexible design. Let say, the coefficients 
are sliced or partitioned into single bits (though other forms of 
partitioning is also possible). Therefore in the example previously 
used instead of storing 212 different sets of microprogram, we need 
only to store 23 = 8 different sets of micr~programs each of three 
microinstructions long. Figure 5.20 shows the same second order 
non-recursive digital filter but this time only the least significant 
bits of the coefficient registers are being used to jump to the 
appropriate microprogram routines. At the end of each microprogram 
routine, the coefficient registers are shifted by one bit and a new 
microroutine is executed based on the new bit pattern of the least 
significant bits of the registers. After the third shift and at 
the end of the forth microroutine, the output y{n) is derived. 
The process is being repeated indefinitely with new value of input 
x{n). 
In fact the original microprogram has now been sliced into four 
microprogram routines. Each microprogram routines will execute 
column by column of the coefficients as contained in Table 5.1. 
In order to be more precise, the original single microprogram can 
be considered to be decomposed into one main routine and four 
microsubroutines. The main routine will instruct the coefficient 
registers to be shifted, output y{n), input x{n) and load a new 
branching value into the microprogram counter. It is important 
to note that the stack memories and the stack pointer will have 
to be employed to save the next address of the main routine after 
a jump or branch instruction. At the end of each microsubroutine 
this next address is being restored and the next bits of coefficient 
ShIft coelf reg J. 
resets shift's counter. 
Main 
microroutlne 
Jump to microsubroutlne 
as specified by the t. s b of 
coeffICIents' regIsters. 
1s it 
the third No 
shi ft. 
Yes 
output yrn/ 
Input xrn) 
Shift coeff. reg t 
Increments sntft~ counter. 
Fig. 5.21. Flow chart of the main microprogram for the 
microprogram digital filter shown in Fig. 5.20. 
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will then point to the next microsubroutine. In figure 5.20, no 
stack memories and stack pointer are shown for address linkage 
purposes though it should be noted that they are vital to the 
execution of the microroutines. Figure 5.21 shows the flow chart 
of the main program. 
Recursive and Non-Canonic Second Order Digital Filter. 
A second order recursive and non-canonic recursive filter 
can be designed based upon the previous non-recursive flexible 
filter. This time we have to store 25 sets of microsubroutines 
in order to include the recursive coefficients of b l and b2• 
Figure 5.22 is a block diagram for a second order recursive and 
non-canonic microprogram digital filter. The recursive and non-
recursive parts of this filter are being microprogrammed in 
parallel via a single PROM controller. 
Again the single long microprogram has been sliced into four 
micro subroutines plus one main microprogram. Each of the micro-
subroutines that make up a single long recursive microprogram will 
be called sequentially, i.e. executing the partial product of the 
filter based on column by column processing of the sliced or 
partitioned coefficients a
o
' aI' a2, bl and b2• Table 5.4 shows 
as an example, the coefficients being sliced into single bits 
and each microsubroutine is written based on the bit pattern of 
each column. Each microsubroutine, at worst, will be longer by 
two microinstructions than the non-recursive microsubroutines. 
Higher order recursive filters can be designed based on the 
second order recursive section. Either a parallel or cascade form 
can be nsed for the implementation of the higher order filter. 
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Again here each second order section will have its own individual 
PROM controller and either a synchronization bit has to be included 
in order to synchronize all the second order sections, or a full 
length microprogram would have to be executed instead of neglecting 
the no operation microinstructions that may result due to O's present 
in the coefficient registers. It is important to note that the 
coefficient values are assumed to be coded in 2's complement. 
Ternary coding can be used but with difficulty and two LSB's of 
the coefficient register will have to be used to represent -1, 0, +1. 
If ternary coding were to be employed, we need to microprogram 
210 different sets of microsubroutines based on the two last 
significant bits of the coefficient register. Faster operation can 
be achieved at the expense of difficulty in coding the coefficients. 
Recursive and Canonic Second Order Digital Filter. 
The push-through stack memories for storing the non-recursive 
delayed inputs and the recursive delayed outputs can be combined 
into a single push-through stack. In this case the digital filter 
is normally called 'canonic' for it requires minimum delays. 
The difference equations that described the canonic digital 
filter are: 
v(n) = x(n) ± 
2 
2 
L b. v(n-i) 
i=l 1 
yen) = L ai v(n-i) • i=O 
Instead of storing yen-i) and x(n-i) by using two different sets 
of push-through stack memories as in the previous non-canonic 
implementation, they can now be combined into one push-through 
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stack containing v(n-i) values. Figure 5.23 is a second order 
recursive canonic microprogram filter, the recursive and non-
recursive parts of which are microprogrammed in parallel via a 
single PROM controller. The next value of v(n) , i.e. v'(n) is 
computed in parallel with the current output y(n) based on the 
current and delayed values v(n), v(n-l), v(n-2) respectively. 
Note that this has the effect of increasing the order of the 
filter by one. 
since it is impossible to compute y(n) in parallel with v(n), 
we have to introduce a delay after the first summer as shown in 
figure 5.24, or compute v(n) first sequentially before computing 
for the output y(n). The introduction of a delay after the first 
summer has modified our Nth order digital filter to an (N+l)th 
order filter. This can be shown by the mathematical analysis that 
nd follows for a 2 order section. Refer to figure 5.24, 
and 
2 
y' (n) = L 
i=o 
a. v(n-i) 
1. 
2 
v' (n) = x(n) ± L bi v(n-i), i=l 
v(n) = v'(n-l) • 
(5.1) 
(5.2) 
(5.3) 
Taking the z-transforms of equations (5.1), (5.2) and (5.3), 
2 
-i y' (z) = L a. v(z) z 
i=o 1. 
(5.4) 
2 
-i 
v' (z) = x(z) ± L b. v(z) z 
i=l 1. 
(5.5) 
v(z) = v' (z) -1 z (5.6) 
xln I 
B> + v 'In! T v(n! I v'ln! r- + 
T 
-~ vln-1! 5>-
T 
~ Ivln-2! S> 
Fig. 5.24. A modified 2nd order to 3rd order canonic 
recursive section for parallel pipeline computation 
of v(n) and y·(n). 
address 
decoder 
pipel ine 
register 
PROM \ 
control 
word 
v In/ 
vI n-1! 
vln-2! 
2 to 1 lme 
mul'xor. 
ALU 
Fig. 5.25. Serial execution of the recursive and non-recursive 
part of a second order canonic recursive microprogram 
digital filter. 
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Substituting equation (5.6) into equation (5.5): 
2 I b. v(z) 1. 
-i 
z zv(z) = x(z) ± 
i=l 
From equations (5.4) and (5.7): 
2 
y' (z) = I 
i=o 
therefore. 
y' (z) 
= 
x(z) 
Let k = i+l 
therefore, 
·1 z-l x(z) 
ai z-1. 1 + r b. z-i-l 
i=l 1. 
2 
I a. 
i=o 1. 
2 
1 + I 
i=l 
-i-l 
z 
b. z 1. 
3 
-i-l 
-k 
z 
). 
L ~-l y' (z) k=l 
H' (z) = x(z) = ~~"'3----
... -k 
1 + t. bk- l z k=2 
Equation (5.9) represents a third order recursive digital 
(5.7) 
(5.8) 
(5.9) 
filter. The advantage here is that the frequency response will 
have a sharper rate of cutoff than the original unmodified second 
order filter. Similarly, if we have started with a first order, 
the modified filter will end up as a second order filter. Therefore 
in order to use this modified section, we must break up the overall 
filter into products of section 
3 
-k 2 -k I ~-l z I ~-l z k=l k=l 
3 or 2 
1 L bk- l 
-k 1 ,. L bk- l 
-k ,. z z 
k=2 k=2 
for cascade implementation. 
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Having discussed the parallel computation of the non-recursive 
and recursive parts of a recursive and canonic microprogram digital 
filter, we shall next elaborate on the serial or sequential 
computation of the non-recursive and recursive parts of the filter. 
Figure 5.Z5 shows a serial second order recursive microprogram 
digital filter. The control word from the PROM controller is used 
to control the push-through stack memories, the input, output and 
buffer registers, the mu1tip1exor and the ALU. Based on the LSB's 
pattern of_ a
o
' a1 , a2 , b l and b2 , the appropriate microsubroutine 
is jumped into. This microsubroutine will result in the current 
value of v(n) to be computed via 
2 
v(n) = x(n) ± L b. v(n-i). 
i=l ~ 
The result is first loaded into a buffer which is later pushed 
into the push-through stack memories. In fact the buffer register 
can be neglected and the result v(n) pushed straight into the stack. 
The buffer register is shown in order to show how the output y(n) 
and intermediate data v(n) are computed and latched. In fact one 
microinstruction can be saved if we neglect this buffer. 
Another important point to note is that the current value of 
v(n) is processed based on the top two stack memories. The result 
v(n) is pushed into this stack and at this stage v(n), v(n-l) and 
v(n-Z) are stored from top to bottom of the push-through stack. 
The next half of the microsubroutine will be involved in computing 
y(n) based on the values of the 3 memories of the push-through 
stack. At the end of the microsubroutine the output y(n) is 
latched on to an output register for the purpose of digital to 
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Fig. 5.26. A higher order parallel form microprogram digital filter 
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analogue conversion or as input to the next cascade stage. 
Figure 5.26 and figure 5.27 are the parallel and cascade forms 
of higher order canonic microprogram filters based on the second 
order section of figure 5.25. The PROM controllers and their 
associated coefficient registers are not shown for simplicity 
purposes, and the multiplexor can be neglected if the input register 
is of a 3 state output register. The buffer register has also been 
neglected. 
Further simplification can be achieved for both the parallel 
and serial form via using only ONE ALU to process sequentially 
the cascade sections or parallel sections. In these cases, we are 
trading in speed for a reduced hardware count. 
5.4.4. The Use of Bit Slice Microprocessors and its Associated 
Support Chips for Microprogram Digital Filter Hardware Structures. 
Previous sections have shown basically how a microprogram 
digital filter can be organised. This section will deal with the 
use of some of the existing ALU's currently available on the market. 
The arithmetic operations that the ALU needs to perform are add, 
subtract and shift. The bit slice processors are chosen as opposed 
to the fixed instructions _ MOS processors because they are very 
much faster, and we do not need all the instruction sets (70 - 400) 
of the MOS processors. The following are among the various bit 
slices that may be used: 
(i) AM 2901 - 4 bit slice (TTL) 
(ii) FAIRCHILD MACROLOGIC - 4 bit slice (TTL) 
(iii) INTEL 3000 - 2 bit slice (TTL) 
car 
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(iv) MONOLITHIC MEMORIES 6701 - 4 bit slice (TTL) 
(v) MOTOROLA 10800 - 4 bit slice (ECL) 
(vi) NATIONAL GPC/p - 4 bit slice (PMOS) 
(vii) TEXAS INSTRUMENTS SBP0400 - 4 bit slice (IlL) 
(viii) TRANSITRON 1601 - 4 bit slice (TTL). 
The AM2900 bit slice family is selected for the implementation 
of microprogram filter as shown in greater detail in Chapter 8. 
The reason for its selection is its versatility of source and 
destination and function selection and nesting of microsubroutines. 
Apart from this it is easily available and that it is also currently 
being used in other research projects in this department. The AM290l 
four-bit bipolar microprocessor slice is used to build up the ALU. 
Three AM290l's plus one AM2902 are actually used to form a 12 bit 
ALU, as shown in figure 5.28. Figure 5.29 shows a block diagram of 
the AM290l chip and figure 5.30 shows the detail AM290l microprocessor. 
The processor contains a 16 x 4 bit words Random Access Memory 
(RAM) to act as internal registers. The RAM can be read via port A 
or port B and their associated address lines. Data can only be 
written into these RAM via the B address lines. 
Referring to figure 5.30, the source R to the Arithmetic Logic 
Unit (ALU) can be selected from either direct data inputs (D) or 
the output of the A latch. The source S can be selected from the 
Q register output, the A latch output or the B latch output. This 
selection is effected through the ALU source operand decoder via 
the 1
0
, 11 and 12 inputs. Refer to Appendix 5.1 for details. The 
functions to be performed by the ALU are determined by the inputs 
13, 14,.15 and Cn' The destination of the result" is determined 
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by the inputs 16, 17, IS. Again refer to Appendix 5.1. for details 
of source, destination and function selection. The other support 
chips that have to be used are the microprogram sequencer AM2909 
and the three-state output registers AM291S's. The AM29lS's are 
used to build up the push-through stack and the input registers, 
and the AM2909 is used to address the PROM controller. The PROM 
used is actually EPROM. For faster operation RAM can be used but 
suffers from the disadvantage that we have to load it every time at 
power start up. The EPROM access is no doubt slow (e.g. Inte1 
275S's access time 450 ns) but is very versatile in that we can 
remicroprogram it offline with a ROM programmer during prototyping 
stage. Figure 5.31 shows diagrammatically how these chips are put 
together to build up a second order recursive canonic microprogram 
digital filter. Another most important reason for choosing the 
AM2901 microprocessor central processing element slice is that it 
incorporates a Q shifter and Q register in order to allow left/right 
shifting independent of the ALU. This allows add/subtract and shift 
operations to be accomplished in one microcyc1e. Quite a number of 
add/subtract and shift operations are made use of in executing the 
digital filtering algorithm. Therefore it would be most appropriate 
to use the AM290l in order to save some microcycles. Probably 
another important reason why the bit slice bipolar processors are 
chosen as opposed to fixed instruction set processors is that the 
word length of the processor is not limited to 4, S or 16 bits. 
In fact by cascading arrays of bit slices we can expand the word 
length to any required number of bits. The word length chosen in 
the practical implementation can be twelve bits and hence 3 bit 
Routine names. 
(1) Main microroutine 
(2) Cascade section 
microsubroutine. 
(3) Basic bit slice 
microsubroutine. 
(4) Overflow correction 
Function. 
Used to input x(n) and output yen). 
To execute a basic second order recursive 
section. 
To process partial slice results based 
on the bit pattern of the columns of 
the coefficient values. 
To saturate the results either negatively 
microsubroutines. or positively whenever overflow conditions 
arised. 
Table 5.5. Microroutines for a microprogram 
digital filter implementation. 
------------------------------------------
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slices of AM290l's are used. Higher precision filters can be 
achieved by using more slices. The fixed instruction set 
microprocessor suffers from the disadvantage of its word length 
being limited to at most 16 bits but the more common processors 
are of 8 bits word length. The question of the effect of finite 
word length of digital filters is very difficult to analyse_ for 
word length less than eight. It has been shown by Liu, [77J, 
McWilliam [78,59J that short-word length has the effect of making 
the noise sources': correlated ;;ith '\ each other and hence 
theoretical prediction of noise variance at output fails if ih. 
assumption of uncorrelatedness is used. 
Referring to figure 5.31, the microprogram is split up into 
smaller routines and these routines are stored at the appropriate 
location in the Intel 2758 EPROM. Table 5.5 shows the routines 
and their' function. 
Although the main and cascade routine can be combined into 
one main routine, it is not advisable to do so since they are 
required to be separate for higher order cascade implementation. 
The simplest and cheapest form of cascade implementation is to 
use the same CPE (AM290l) for all the cascades and execute each 
cascade result in series. All that is required is sets of three 
push-through stacks to store the intermediate results and their 
delays. This is one of the reasons why we use the three-state 
outputs of the push-through stacks. Any number of sets of 3 push-
through stacks can be hooked on to the bus for expansion to 
higher order filters. This gives modularity and expandability of 
the system. No doubt that we have to add more coefficient registers 
-, 
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Fig. 5.31. Second order canonic and recursive microprogram digital filter using AM2900's chips. 
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and longer microprograms, but basically the system remains the 
same as shown in figure 5.31. 
5.5. CONCLUSION. 
In this chapter, a number of possible hardware structures 
of a real-time digital filter are proposed. The implementation 
using a single MOS microcomputer though flexible tends to severely 
restrict speed and hence cannot be used in most real-time signal 
processing applications. 
The stored logic structure though very attractive in speed 
suffers from too large storage requirement for the unsliced forms. 
Apart from this, the filter is not that flexible in that fixed 
coefficients must be embedded in the table look up storage. The 
storage would have to be refreshed with new coefficients if the 
coefficients change in value. Slicing both the coefficient and 
data produces an attractive structure from the point of view of 
storage saving if a fully serial form of architecture is employed. 
This can only happen at the cost of degrading the speed. 
Lastly, the microprogram type of architecture requires 
comparatively little storage compared with the stored logic type, 
apart from it being more flexible in changing coefficient values. 
By employing digit slicing of the coefficients, the microprogram 
can be sliced up to shorter microprograms which are executed in 
parallel. This produces higher speed than the unsliced structures. 
Therefore, in conclusion, the sliced microprogram architecture is, 
in a way, a compromise between the MOS microcomputer architecture 
and the stored logic type of architecture in terms of both cost 
and speed. 
APPENDIX· 5.1. 
MICRO CODE ALUSOURCE OPERANDS 
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I. '. '3 c_ 
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Figure 2. ALU Source Operand Control. Figure 3. AlU FunctlCM Control. 
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RCE OPERANDS AND ALU FUNCTIONS 
.. 
e are eight source operand pairs available to the ALU as 
ted by the 10. 11. and '2 instruction Inputs. The ALU can 
)rm eight functions, five logic and three arithmetic. The 
4. and Is instruction InputS control this function selection. 
carry tnpl:t. Cn• also affects the ALU results when In the 
metlc mode The Cn Input has no effect In the logic mode. 
n 10 through 15 and Cn are viewed together. the matrlX"of 
Octal 
'543. 1210 
Group Function 
40 . AAa 
4 1 AND AAB 45 OAA 
46 OAO 
30 AVO 
3 I OR AVB 35 OVA 
36 ova 
60 AVO 
6 1 EX·OR AvB 
65 OVA 
66 ova 
70 AUO 
7 I EX·NOR tmi 75 Q;A 
76 5Vci 
72 a 
73 
,NVERT B 74 A 
77 0 
62 a 
63 PASS 8 64 A 
67 0 
32 a 
33 PASS B 34 A 
37 0 
42 0 
43 
··ZERO·· 0 
44 0 
47 0 
50 AAa 
51 MASK AAB 
55 DAA 
56 0 /\0 
Figure 6 AltJ logic Mode Functions. 
(Cn Irrelevant) 
FIgure 5 results ThIS malrlx fullV defines the ALU/source 
operand function for each state . 
The ALU functIOns can also be examined on a "'task" basIs, 
le. add, subtract, AND, OR, etc. In the arithmetiC mode, the 
carry Will affect the function performed while In the logic 
mode, the carry will have no beanng on the ALU output. 
Figure 6 defmes the various logic operations that the Am2901 
can perform and Figure 7 shows the anthmetlc functions of 
the devIce Bolh carry·in LOW (Cn ~ 0) and calrv·m HIGH 
(Cn = 1) are defmed m Ihese operatIons. 
Octal Cn = 0 (Low) Cn = 1 (HIgh) 
'543. 1210 Group Function Group Function 
o 0 Ma A+a+l 
o 1 ADD M8 ADD plus A+B+l 
o 5 O+A ono O+A+l 
o 6 0+0 0+0+1 
o 2 a 0+1 
o 3 PASS 8 Increment 8+1 
04 A Atl 
o 7 0 0+1 
1 2 0-1 a 
1 3 Decrement 8-1 PASS 8 
1 4 A-I A 
2 7 0-1 0 
2 2 -0-1 -a 
2 3 1's Comp. -8-1 2'sComp -B 
2 4 -A-I (Negate) -A 
1 7 -0-1 -0 
1 0 O-A~1 a-A 
1 1 Subtract 8-A-l Subtract 8-A 
1 5 (1's Comp' A-O-I (2'sComp) A-O 
1 6 0-0-1 0-0 
2 0 A-a-I A-a 
2 1 A-8-1 A-8 
2 5 O-A-I O-A 
2 6 0-0-1 0-0 
Figure 7. ALU ArithmetiC Mode Functions. 
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APPENDIX 5.2. ~ Microprogram Sequencer ' 
Advanced Micro Devices , ' ~ 
Bipolar Microprocessor Circuits ( 
DISTINCTIVE CHARACTERISTICS 
• 4-blt slice cascadable to any number of mlcrowords 
• Internal address register 
• Branch mput for N-way branches 
o Cascadable 4·blt mlcroprogram counter 
.. 4 x 4 f,le w,th stack pOinter and push pop control for 
nesting mlcrosuhroutlnes. 
• Zero Input for returning to the zero mlcrocode word 
.. Individual OR Input for each bit for branching to higher 
mlcrOlnstructlons 
• Three-state outputs 
.. All Internal regISters change state on the LOW·to·HIGH 
transition of the clock 
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GENERAL DESCRIPTION 
The Am2909 IS a four-bit wide address controller mtended 
for sequencmg through a series of mlcromstructlOns con-
tained In a ROM or PROM. Two' Am2901's may be 
Interconnected to generate an eight-bit address (256 
words). and three may be used to generate a twelve-bit 
address (4K words!. 
The Am2909 can select an address from any of four 
sources. They are 1l a set of external direct Inputs (0); 
2) external data from the R mputs, stored In an Internal 
regISter, 3! a four·word deep push/pop stack; or 4! a pro-
gram counter register (which usually contams the last 
address plus one! The push/pop stack Includes certain 
control lines so that It can effIciently execute nested sub· 
routme linkages. Each of the four outputs can be OR'ed 
With an external ,"put for conditional skip or branch 
instructions, and a separate ~me forces the outputs to all 
zeroes The outputs are three-state. 
REGISTER 
ENABLE 
MICROPROGRAM SEQUENCER 
BLOCK DIAGRAM 
PUSHIPO'! I 
~ >---1 ADDRESS REGISTER \---.,..--1 STACK POINTER 
OIRECT 
INPUTS 
o 
·0>----1 
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OU1PUf 
CO"lTROL 
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0. V Vo 
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I 
DARFJlPC 
MULTlPLEltER' 
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t 
4lt4FILE 
FILE 
ENABLE 
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CHITECTURE OF THE Am2909 
e Am2909 IS a bipolar micro program sequencer intended 
r use In high speed microprocessor applications. The device 
a cascadable 4·blt slice such that two devices allow ad-
essing of up to 256 words of mlcroprograrn and three 
vices allow addressing of up to 4K words of mlcroprogram. 
detailed logic diagram IS shown In Figure 4 
e device eontams a four-Input multiplexer that IS used to 
lect either the addre:;s register, direct Inputs, mlcroprogram 
unter, or file as the source of the next mlcramstructlon ad-
ess. ThIS multIplexer IS controlled by the So and S, Inputs. 
e address register consists of four D-type, edge-triggered 
p·f!ops wIth a common clock enable When the address 
gister enable IS LOW, new data is entered Into the register 
the clock LOW·to·HIGH transItIOn The address re91Ster 
available at the multiplexer as a source for the next mlCro-
struction address. The direct mput IS a four-bit field of 
puts to the multiplexer and can be selected as the next 
Icromstructlon address. This allows an N-way branch where 
is any word In the mlcrocode ~ 
e Am2909 contains a mlcroprogram counter (pPC) that IS 
mposed of a 4-blt mcrementer followed by a 4-blt register. 
he mcrementer has carry-m (Cn) and carry-out (Cn+4) such 
at cascading to larger word lengths is straight-forward The 
C can be used in either of two ways. When the least 
gntflcant carry-m to the Increme'l1ter is HIGH, the mlcro-
ogram register IS loaded on the next clock cycle With the 
['rrent Y output word plus one (Y+l -+pPC ) Thus sequentIal ~~icromstructlons can be executed If this least slgntflcant n IS LOW, the mcrementer passes the Y output word nmodlfled and the micro program register IS loaded With the me Y word on the next clock cycle (Y ... pPC) Thus, the 
~me micromstructlon can be executed any number of times 
Iy using the least slgmflcant Cn as the control. 
he last source available at the multiplexer Input IS the 4 x 4 
le (stack) The file IS used to prOVide return address linkage 
when executing mlcrosubroutmes. The file contatns a bUilt-m 
stack pOinter (SP) whIch always POints to the last file word 
wntten This allows stack reference operations (loopmg) to be 
performed Without a push or pop. 
The stack pOinter operates as an up/down counter With 
separate push/pop and file enable mputs When the file enable 
Input IS LOW and the push/pop Input IS HIGH, the PUSH 
operatioQ is enabled_ ThiS causes the stack pomter to 
mcrement and the file to be written With the required return 
linkage - the next mlcromstructlon address follOWing the sub-
routine jump which iOltlated the PUSH. 
If the fIle enable input IS LOW and the push/pop control IS 
LOW, a POP operatIon occurs. This implies the usage of the 
return linkage dunng thiS cycle and thus a return from sub-
routine. The next LOW-to-HIGH clock transition causes the 
stack pOinter to decrement If the fIle enable IS HJGH, 
no action IS taken by the stack pOinter regardless of any 
other Input 
The stack pointer linkage IS such that any combination of 
pushes, pops or stack references can be achieved. One micro· 
instruction subroutines can be performed Smce the stack IS 
4 words deep, up to four micro subroutines can be nested. 
The ZE Ra Input IS used to force the four outputs to the 
binary zero state When the ZERO Input IS LOW, all Y 
outputs are LOW regardless of any other inputs (except DE) 
Each Y output bit also has a separate OR Input such that a 
conditional logiC one can be forced at each Y output. ThiS 
allows Jumping to different micro instructions on program-
med condltlons_ 
The Am2909 features three-state Y outputs. Thesp can be 
particularly useful in military deSigns reqUiring external 
Ground Support EqUIpment (GSE) to prOVIde automatIc 
checkout of the microprocessor. The Internal control can 
be placed in the high-Impedance state, and preprogrammed 
sequences of mlcrOlOstructlons can be executed via external 
accoss to the control ROM/PROM 
PHYSICAL DIMENSIONS 
28·Pm Side Brazed 
-' 
'" 
F,gure 1. 
)EFINITION OF TERMS 
, set of symbols is used in this data sheet to represent 
anous Internal and external registers and signals used With 
le Am2909. Stnce Its principle application is as a controller 
Jr a microprogram store, It IS necessary to defme some signals 
ssoclated with the mlcrocode Itself Figure 2 Illustrates the 
a5fC interconnection of Am2909, memory. and m Icrotnstruc-
on register. The definitions here apply to thiS architecture. 
,puts to Am2909 
,. So 
E. PUP 
iE 
IRi 
ERO 
iE 
[ 
Control lines for address source selection 
Control lines for push/pop stack 
Enable line for Internal address register 
LogIc OR tnputs on each address output line 
LogIc AND lOp ut on the output lines 
Output Enable. When OE is HIGH. the Yout· 
puts are OFF (hIgh Impedance) 
Carry-in to the incrementer 
Inputs to the internal address register 
Direct inputs to the multiplexer 
Clock Input to the AR and J.LPC regIster and 
Push·Pop stack 
lutpulS from the Am2909 
'. I Address outputs from Am2909 (Address inputs 
to control memory.) 
H 
• 0 
Am"'" 
So-SI 1'EpuP 
r Y 
"-A 
CONTROL MEMORY 
IROM PROM 01 RAMI 
UAI 
"-! 
SEOUENCE I lOGIC 
CONTROL I CONTROL 
FIELD i FIELDS 
ClOCK 
r--
I 
M 
• 
ICROWORD 
EGISTER 
WR! ... 
L-.J ~ TO Am29l)1 
V 
> TOOTHER DEVICES V 
Figure 2. Mlcroprogram Sequencer Control. 
Carry out from the incrementer 
Internal Signals 
J.LPC 
AR 
STKO·STK3 
SP 
Contents of the mlcroprogram counter 
Contents of the address register 
Contents of the push/pop stack By definttton. 
the word In the four-b,.-four file, addressed by 
the stack potnter IS STKO. Conceptually data 
is pushed IOta the stack at STKO. a subsequent 
push moves STKO to STK 1; a pop implies 
STK3 ... STK2 ... STKl ... STKO PhYSIcally. 
only the stack pOinter changes when a push or 
pop IS performed. The data does not move. I/O 
occurs at STKO. 
Contents of the stack pOinter 
External to the Am2909 
A Address to the control memory 
I(A) InstructIon ,n control memory at address A 
J,lWR Contents of the mlcroword register (at output 
of control memory) The mlcroword register 
contains the instruction currently being exe-
cuted. 
T n TIme pen od (cycle) n 
CONNECTION DIAGRAM 
Top View 
RE • , 
" 
vcc 
" " 
co 
" " 
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" " " 
'. " 
Cnt • 
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" 
c. 
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" 
Y, 
0, ,. Y, 
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Y, 
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00 13 
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Note Pm 1 IS marked lor orlenta.t,on 
Flgur. 3 
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Figure 4. Microprogram Sequencer Block Diagram. 
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OPERATION OF THE Am2909 
Figure 5 lists the select codes for the multiplexer. The two 
bItS applied from the mlcroword register (and additional com-
binational logic for branching) determine which data source 
contains the address for the next microtnstruction. The 
contents of the selected source will appear on the Y outputs. 
Figure 5 also shows the truth table lor the output control and 
for the control of the push/pop stack. Figure 6 shows 10 detail 
the effect 01 So. SI. FE and PUP on the Am2909_ These lour 
~slgnaIs deflOe what address appears on the Y outputs and what 
the state of all the Internal registers will be following the clock 
LOW-to-HIGH edge In thIS Illustration. the mlcroprogram 
counter IS assumed to contain Initially some word J, the ad· 
dress register some word K, and the four words 10 the pushl 
pop stack contain Ra through Rd. 
Address Selection Output Control 
OCTAL SI So SOURCE FOR Y OUTPUTS SYMBOL OR, ZERO OE Yi 
0 L L Mlcroprogram Counter p.PC X X H Z 
t L H Address register AR X L L L 
2 H L Push-Pop stack STKO H H L H 
3 H H Direct mputs D, L H L Source selected by So 51 
Z;. High Impedance 
Synchronous Stack Control 
--
FE PUP PUSH-POP STACK CHANGE 
H X No change 
L H Increment stack pOinter, then 
push current PC onto STKO 
L 
-
L Pop stack (decrement stack pOinter) 
Figure 5. 
CYCLE SI' So. FE. PUP "PC AR STKO STK1 STK2 STK3 YOUT COMMENT 
PRINCIPLE 
USE 
N 0000 J K Ra Rb Rc Rd J Pop Stack End N+1 
- J+1 K Rb Rc Rd Ra - Loop 
N o 0 0 1 J K Ra Rb Rc Rd J Push "PC Set-up N+1 - J+1 K J Ra Rb Rc 
-
Loop 
N 001 X J K Ra Rb Rc Rd J Continue Continue N+1 - J+1 K Ra Rb Rc Rd -
N o 1 0 0 J K Ra Rb Rc Rd K Pop Stack; End 
N+1 - K+1 K Rb Rc Rd Ra 
- Use AR lor Address Loop 
N o 1 0 1 J K Ra Rb Rc Rd K Push "PC; JSR AR N+1 
-
K+1 K J Ra Rb Rc - Jump to Address '" AR 
N o 1 1 X J K Ra Rb Rc Rd K Jump to Address '" AR JMP AR N+1 
-
K+1 K Ra Rb Rc Rd 
-
N 1 000 J K Ra Rb Rc Rd Ra Jump to Address '" STKO; RTS N+1 
-
Ra+1 K Rb Rc Rd Ra - Pop Stack 
N 1 001 J K Ra Rb Rc Rd Ra Jump to Address," STKO. 
N+1 
- Ra+1 K J Ra Rb Rc - Push "PC 
N 1 0 1 X J K Ra Rb Rc Rd Ra Jump to Address '" STKO Stack Rei N+1 
-
Ra+1 K Ra Rb Rc Rd - (Loop) 
N 1 1 0 0 J K Ra Rb Rc Rd 0 Pop Slack. End 
N+1 - 0+1 K Rb Rc Rd Ra 
-
Jump to Address on 0 Loop 
N 1 1 0 1 J K Ra Rb Rc Rd 0 Jump to Address on 0, JSR 0 N+1 
- 0+1 K J Ra Rb Rc - Push I'PC 
N 1 1 1 X J K Ra Rb Rc Rd 0 • Jump to Address on 0 JMP 0 N+1 
- D+1 K Ra Rb Rc Rd 
-
X'" Don't Care, 0 z LOW. 1 • HIGH, Assume en'" HIGH 
Figure 6 OUTPut and Internal Next-Cycle RegISter States lor Am2909_ 
igure 7 Illustrates the execution of a subroutine uSing the routine at A". At the time T 2, this instruction IS In the p.WR, ~m2909 The configurat,on of F'gure 2 IS assumed. The and the Am2909 Inputs are set-up to execute the jump and 
nstructlon being executed at any given time IS the one con· save the return address The subroutine address A IS applied to 
amed in the microword register (p.WR). The contents of the the D IOputs from the IlWR and appears on th. Y outputs. Th. 
~B also controls (mdlrectly. perhaps) the four Signals SO. 5,. first instruction of the subroutme, HA), is accessed and is at 
E. and PUP. The start,ng address of the subroullne IS applied the inputs of the IlWR. On the next clock tranSition. I(A) IS 
o the D mputs of the Am2909 at the appropnate t,me. loaded IOta the p.WR for execution. and the return address 
n the colu.mns on the left IS the sequence of mlcrolOstructlons 
J+3 is pushed onto the stack. The return instruction IS exe-
cuted at T 5. Figure 8 IS a Similar timing chart shOWing one 
o be executed. At address J+2, the sequence control portion subroutme linkmg to a second, the latter conslstmg of only 
f the mlcromstructlon contams the comand "Jump to sub· one micromstructlon. 
CONTROL MEMORY Execute Cycle To T, T2 T3 T, Ts Ts T7 Ta T. 
Mlcroprogram Clock n-'L n-n-IL "L "L L IL n-Execute Sognals -Cycl. Address Instruction 
Am2909 S,. So 0 0 3 0 0 2 0 0 
J-l 
- Inputs FE H H L H H L H H 
TO J - (from PUP X X H X X L X X 
T, J+l 
-
jJWR) 0 X X A X X X X X 
T2 J+2 JSRA 
. 
Ts J+3 - jJPC J+l J+2 J+3 A+l A+2 A+3 J+4 J+5 
T7 J+4 - STKO 
- - -
J+3 J+3 J+3 
- -
- -
Internal STKl 
- - - - - - - -
- -
Registers STK2 
- - - - - - - -
- - STK3 
- - - - - - - -
- -
- - Am2909 A+l A+2 J+3 J+4 T3 A I(A) Output Y J+l J+2 A J+5 
T, Atl 
-
Ts At2 RTS ROM (Y) I (J+1) JSRA I(A) I(A+l) RTS IIJ+3) I(J+4) IIJ+5) Output 
- -
- -
- -
Contents 
of IlWR 
- - (l nstrutlon IlWR IIJ) I(J+l ) JSRA I(A) IIA+1) RTS I(J+3) IIJ+4) 
- - being 
- -
executed) 
Figure 7. Subroutme Execution. -Cn HIGH 
CONTROL MEMORY Execute Cycle To T, T2 T3 T. Ts Ts T7 T. T. 
Mlcroprogram Clock L L L L L 1- 1- L 1- 1-Execute Signals -Cycl. Address Instruction 
Am2909 S,. So 0 0 3 0 0 3 2 0 2 0 
J-l 
-
Inputs FE H H L H H L L H L H 
TO J - (from PUP X X H X X H L X L X 
T, J+l 
-
pWR) 0 X X A X X B X X X X 
T2 J+2 JSR A 
T. J+3 - pPC J+l J+2 J+3 A+l A+2 A+3 B+l A+4 A+S J+4 
- - STKO - - - J+3 J+3 J+3 At3 J+3 J+3 -
- -
Internal STKl 
- - - - - -
J+3 
- - -
- Registers 
- - STK2 
- - - - - - -
- - -
- - STK3 
- - - - - -
- - - -
T3 A -
T, At, - Am2909 Y J+l J+2 A A+l A+2 B A+3 At4 J+3 J+4 
Ts At2 JSR B Output 
T7 At3 - ROM 
Ta At4 RTS (Y) I(J+1) JSRA HA) I (At 1) JSR B RTS HA+3) RTS HJ+3) HJ+4) Output 
- -
- - Contents 
- - ofpWR 
- - (lnstrutlon pWR HJ) HJ+ 1) JSRA I(A) HAtl) JSR B RTS HA+3) RTS HJ+3) 
Ts B RTS being 
- -
executed) 
. 
Figure 8. Two Nested Subroutines. Routme B IS Only One Instruction. C '" HIGH n 
APPENDIX 5.3. Am29u8 
Quad 0 Register With Standard And Three-State Outputs 
Distinctive Characteristics 
.. Four three-state outputs 
., Advanced Schottky technology • 75 MHz clock frequency 
• Four D-type flip-flops ., 100% reliability assurance testing in compliance with 
• Four standard totem-pole outputs MI L-STD-883 
FUNCTIONAL DESCRIPTION lOGIC DIAGRAM 
NewSchottky CirCUits such as the Am2918 register provide the 
design engmeer with additIOnal flexibility in .system configura. 
tlon - especially with regard to bus structure, organization 
and speed_ The Am2918 IS a quadruple D-type register with 
four standard totem pole outputs and four three-state bus-type 00 "0 0 0 
outputs. The 16-pm device also features a buffered common 
clock (CP) and a buffered common output control (~) for the 0, STANDARO 
Y outputs. Information meetmg the set-up and hold require- r< 
'" 
~f-- 0, OUTPUTS 
menU on the 0 inputs is transferred to the a outputs on the 
lOW-to-HIGH tranSition of the clock_ 0, 
0, 0 0 The same data as on the Q outputs is enabled at the three-state 
Y outputs when the "output control" (OE) input is lOW_ 
When the OE input is HIGH, the Y outputs are in the high- t-< CP ~f- .... 
impedance state. J Y. The Am2918 register can be used in bipolar microprocessor 0, • 0 deSigns as an address register, status register, instruction reg- • Y, 
ister or for vanous data or mlcroword register applications. I L1 Because of the unique deSign of the three-state output, the de- I-< CP ~~ ~HAEE-STATE UTPUTS vice features very short propagation delay from the clock to 
"-the Q or Y outputs. Thus, system performance and archi- . 0 
Y, 
tectural design can be improved by using the Am2918 register_ ., • 0 
Other applications of Am2918 register can be found in micro-
programmed display systems. communication systems and ... ~ ~ Y, CLOCK er Cl' 1 most general or special purpose digital signal processing " equipment. 
- ~~rot.l5l _ .... .. 
ORDERING INFORMATION 
Package Temperature Order 
Type Range Number 
Molded DIP oOe to +70°C AM2918pe 
Hermet'c DIP oOe to +70°C AM2918De 
Dice oOe to +70·C AM2918Xe 
Hermet,c DIP -ssoe to +12Soe AM2918DM . 
Hermetic Flat Pack -SSoC to +12S·C AM2918FM 
DIce -ssoe to +12Soe AM2918XM 
CONNECTION DIAGRAM lOGIC SYMBOL 
Top V,ew 
Vcc ri ri ri ri ri ri Cl' i i " 'j I 
" 
.. 13 12 11 10 '0 " 
0, 'J 
,- Cl' 
I " • 
Am29I8-
""'2918 I 8 ,--< D. 
., , 
• • 8 
, 00 01 02 03 Vo VI Yz V3 
l,.IUl,.IUUI,J 
DO 00 Yo 0, 0, YI oe. GNO !!.I,,!!!L,t 
-
-
Vcc - Pin 16 
Note Pm 1 Is marked for Orientation. GNO - Pin 8 
.... "., 
BIPOLAR 
MICROPROCESSOR 
FLAGS OVERflOW 
{ 
C,"RV 
ZERO 
NEGATIVE 
D 
Am29'8 
° V 
J I FLAG DATA 
CONTINUOUS L- fOR BUS USE 
fLAG DATA 
The Am2918 as a 4-8it 
status register 
CLOCK 
·D- 00 
.,- 0, 
.,- 0, 
.,- 0, 
OUTPUT 
CONTROL 
DD 
VD 
D, D, 
Am2918 
V, V, 
APPLICATIONS 
CONTROL 
PANEL 
DISPLAY 
DATA 
OUT 
Am290' 
BIPOLAR 
MICROPROCESSOR 
DATA 
IN Am'2918 1--=---10 OATAIN 
REGISTER 
r--L
V
_-,-_-' 
t 
• 
o~b~ 01----\---1 NlB~10 B t- ~~A 
REGISTER TRANSCEIVER 
V 
'-D ~~~:s 01-----1 Aln26S10 .U. 
_
ADDRESS 
'US 
I 
I 
D, 
V, 
I 
I 
REGISTER TRANSCEIVER 
The Am2918 used as data-m, data-out 
and address registers. 
.USA 
" 
I CLOCK 
aJ L I V, V, V, VD 00 r--"o Cl' 01 r---- M, 
Am2918 0, r--"' 
DEll I DE c, r--"' ., ., D, DO I OUT'''' 
I CONTROL 
I 
JD J, 
" 
. 
" 
.us. 
The Am25S18 can be connected for bi-dlrectlonal interface between two buses. The deVice on the left 
t;.tores data from the A·bus and dnves the A-bus. The deVice on the right stores data from the B-bus and 
drives the A·bus. The output control is used to. place either or both drivers 10 the hlgh~lmpedance state. 
The contents of each register are available for continuous usage at the N and M ports of the deVice. 
Am2918 
ClOCK--~-f------~~-+--4---r-------~ 
~:~----~'--------JC--+---t--1r-----------" 
Am2918 
8-Blt senGI to parallel converter with three·state fjutput (W) and direct access to the register word (Xl. 
'-
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CHAPTER 6 
NOISE ANALYSIS OF DIGIT SLICED 
DIGITAL FILTERS 
6.1. INTRODUCTION. 
Having investigated the possible hardware architectures of 
digital filters, we are now in a position to analyse the noise that 
is associated with the various systems. The noise from the different 
forms of architecture, especially the stored logic and microprogram 
architectures, will be derived. 
A statistical analysis of the noise of the system is investigated 
as opposed to a deterministic approach since all that we want is an 
estimate of the performance of our system for comparison purposes. 
The subject of noise has been dealt with by several authors [35, 
39, 77-79, 88-9~. All of them except Pe led and Liu [39J did not 
deal with the actual hardware architecture. They assume that whole 
multipliers are used in hardware or simulation types of implementation. 
In digit slicing implementations (whether via stored logic or 
microprogram) the whole multiplication piece of hardware does not 
exist, except that in the whole filtering algorithm, partial forms 
of multiplication exist at various stages of computing the result. 
Therefore we cannot really rely on the many formulae for noise 
variances as already proposed in the references [35, 77-79, 88-9lJ. 
The noise analysis that follows will take into account the 
effect of slicing the digits (data and/or coefficient). Section 6.2 
will review the effect of finite word length of data in a normal 
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digital filter with whole hardware/software multiplications. 
The finite data word length effect in a stored logic digit slicing 
filter is investigated in the following section 6.3. The next 
section 6.4 gives the finite data word length effect in microprogram 
digit slicing filters. Finally section 6.S'is a conclusion to this 
chapter. 
6.2. DATA QUANTIZATION OR FINITE WORD LENGTH EFFECT OF A DIGITAL FILTER. 
The question of how important is the finite data word length 
effect on the implementation of a digital filter depends on the 
actual application of the filter. In data processing or time 
series analysis we are not interested in real-time filtering. 
Therefore a big main frame computer with very high word length 
(precision) can be used to do the filtering operation on a set of 
data. In this case the finite word length effect on the data is 
not critical since the filtering operation on the big main frame 
computer can be considered as 'ideal' i.e. having infinite word 
length. In contrast to this, digital filtering of electrical signals 
is only of use if it is done in real-time. Therefore special purpose 
hardware for these digital filters has to be built as opposed to a 
software oriented approach in time series applications. In building 
special purpose hardware for real-time digital filters, we are 
constrained by the economic aspects of life. Therefore the word 
length of our hardware (special purpose processor) should be 
minimized so as to reduce cost. In doing this our digital filter 
has deviated from the ideal desired filter. Speeding up the filtering 
process for real-time applications dictates our w~rd length of 
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processor to be short or finite relative to the non real-time 
processing on the big main frame computer. The effect of high 
speed at the expense of short word length and hence high noise 
occurs in certain architectures where a serial type of multiplication 
is involved in the filtering of the digital signals. 
Since the,object of this research is to explore the grounds 
for real-time implementation of filters, short word length will 
have to be employed and therefore the question of finite word length 
effect on the filtered output is very important. 
6.2.1. Types of Arithmetic. 
In digital systems we are faced with the choice of what type 
of arithmetic we are to use. The three types of arithmetic that 
can be employed in digital systems are (!;ee ref.2, Chapter 5J : 
i) Fixed point arithmetic. 
ii) Floating point arithmetic. 
iii) Block floating point arithmetic. 
The most common are the fixed point and floating point arithmetic; 
though the hybrid form of the two in block floating point type combines 
the advantages of the fixed point type and the floating point type. 
The fixed point type has the advantage of ease of implementation and 
requires lesser hardware, but suffers from small dynamic range as 
a result of overflow during addition or subtraction. The floating 
point type although being more complex to implement with more hardware, 
it does not suffer from the small dynamic range problem. In our 
hardware implementation we have made the choice for fixed point 
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arithmetic implementation from the points of view of simplicity, 
low cost and higher speed. The representation of negative numbers 
presents to us different forms of fixed point arithmetic as follows: 
i) Two's complement representation of signed numbers. 
ii) One's complement representation of signed numbers. 
iii) Sign magnitude representation of signed numbers. 
The two's complement representation of fixed point signed numbers 
would simplify our addition/subtraction and, furthermore, it is 
the most common among the three forms of representation. Since all 
microprocessors use two's complement to represent negative numbers 
and since we have implemented a microprogram filter using bit slice 
microprocessors, it would appear most appropriate to analyse our 
system using fixed point two's complement arithmetic. 
6.2.2. Types of Quantization. 
The way in which we limit the finite word length of data will 
dictate our error at the output of our actual filter. The most 
common method of limiting data word length is simply to neglect 
bits that are less significant than the required bit length. If 
we want only a b-bit word length we would discard all bits greater 
than b-l bits, assuming that we number our bits from 0 to b-l to ~. 
This is known as truncation. Another method of limiting word lengths 
to b bits is to add 0 or 1 to the b_l th bit depending on whether the 
bit b is 0 or 1 respectively. This is a roundoff process. It should 
then be clear that there are numerous methods of adding 0 or 1 to 
the b_l th bit based on the bit pattern of bth bit to ~ bit. Other 
-------------------------------------------------------------------------------------- - -
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forms of quantization like the one memory or two memory quantizer 
[87J have been proposed in trying to reduce noise. The most simple 
type of quantization is truncation since.it does not require any 
extra hardware. For this reason it is proposed to be used although 
it has a non zero mean of the error sequences. 
The error as a result of these types of quantization is assumed 
to be equiprobable, i.e. the errors occur uniformly throughout the 
quantization step or error interval. The error probability density 
functions for roundoff and truncation are depicted in figure 6.1(a)-
and (b). 
For truncation, the mean squared error or the power density 
112 2 
spectrum of the noise as a result of truncation error = -- + mean , 12 
where Il = 
length of 
2-(b-1). h ••• ~s t e quant~zat~on s~ze 
-(b-1) 2 
word and mean = - 2 
or interval, b being bits 
The is usually referred to as the noise variance of 
the error sequence as a result of finite word length of data. 
For roundoff, the mean value equals zero, and therefore the 
mean squared error or the power density spectrum of the noise as 
2 
a result of roundoff error is its variance = ~2 • 
It should be noted that the errors are discrete values and that 
the probability distribution of these errors should also be discrete. 
However assuming that the error is continuous within the error or 
quantization interval (range), then its probability density function 
is continuous, and the variance or power density spectrum is a 
112 
constant IT 
In the noise analysis that follows, these main assumptions 
are made: 
pIe) 
b-1 
2 
.----1 
pIe) 
i-1 
-(b-fJ/2 
-2 e -2 
-lb-1J 
a) Quantization via round-off b) Quantization via truncation 
where p(e) = probability density function of error (e). 
e = error = finite word length value minus infinite 
precision value. 
b = no. of bits of finite word. 
Fig. 6.1. Fixed Point Two's Complement Arithmetic 
Quantizations. 
1 n -
vk(nl a 
+ 
~k 
V e-
T 
b1,V vk(n-1J lY-"-.. 
T 
b2,IV v (n-2l ~k k , 
~ V 
Fig. 6.2. th ~ Second Order Canonic Recursive 
Ideal Section. 
+ 
Yk(n 
r-
e 
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i) Nois~ (error) sources are wide-sense stationary random 
sequences. 
ii) That they are uncorrelated with each other, the input 
signal and the output of the filter. 
iii) The errors are uniformly distributed and have a variance 
2 
f Il h " h ••• 1 2-(b-l) o 12' were u 1S t e quant1zat10n 1nterva = , 
b being word length in bits assuming two's complement 
fixed point arithmetic and the absolute value of the 
numbers are less than one. 
iv) No overflows occur during the filtering process. This 
6.2.3. 
can be achieved by proper scaling of coefficient values 
~ee ref. 3~. 
Error Arising as a Result of Finite Data Word Length of 
Normally Unsliced Digital Filter. 
This analysis has been treated by many authors [ls, 39, 77-79, 
88-9~, and this section only presents a review of their methods 
as a prerequisite for the noise analysis that follows for digit 
sliced digital filters. 
As an example for this review we shall consider a general 
second order recursive canonic section. Figure 6.2 represents this 
ideal section. Each multiplier is a source of error since each time 
a multiplication is done the word length of the result will double 
(assuming equal word length of multiplier inputs) and will grow 
indefinitely long unless we limit the word length to a finite 
number. Therefore each mUltiplier is normally represented by an 
infinite precision multiplier followed by an adder with its other 
------------------------------------------------------------------------
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input as a random error sequence of uniform probability distribution. 
The output of the adder represents the quanti zed data value. The 
model representing an actual cascade second order section, as 
opposed to the ideal one of figure 6.2, is shown in figure 6.3. 
The ideal second order section is represented as two difference 
equations as follows: 
where 
2 
yk(n) = L a. k vk(n-i) 
i=O ~, 
(6.1) 
2 
vk(n) = Yk-l(n) + L b. k vk(n-i) 
i=l ~, 
(6.2) 
yk(n) represents the ideal output sequence of the 
k th . sect~on. 
a. k's are the three non-recursive coefficients for 
1, 
i = 0,1,2 (assumed to be of infinite precision). 
vk(n) is the ideal intermediate recursive output 
sequence at the first adder. 
vk(n-i)'s are the delays of intermediate recursive 
output sequence for i = 1 and 2. 
yk_1 (n) represents the ideal input sequence to the 
k th . d· 1 ·d 1 sect~on an ~s a so an 1 ea output sequence 
th from the k-l section. 
b. k's are the two recursive coefficients for i = 1 
1, 
and 2 (assumed to be of infinite precision). 
Referring to figure 6.3, the actual second order section can 
be represented by two difference equations as follows: 
Yk- (n) vk(n) a ,k 
+ + 
.5 (n) 
T O/k 
b1k / 
+ 
vk(n-1} 
e1/k(n) :5 (n) 
T 1/k 
b2 / 
-I-
e2 kIn) 5 (n) / 2/k 
Fig. 6.3. kth Second Order Canonic Recursive 
Actual Section. 
+ 
Yk(n) 
sign decimal 
b,t rO int 28 27 26 25 24 23 22 21 20 
11 11 01 1 11 10 11 1 1 1 1 11 I 0 • 
'----v----" I....... / ~ 
j= 
lk.or,W=2 k' or k":l 
0 1 0 1 0 1 1 1 I 0 1 1 1 0 1 11 11 
3 2 1 0 J= 3 2 1 0 J= 3 2 
Fig. 6.4. Slicing Representation of a Nine bits Two's 
Complement Number. 
k' or 1\"=0 
1 0 1 
1 0 
where 
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2 
L (6.3) 
i=O 
= yk_1(n) + I [b. k ~k(n-i) + e. k(n») i=l 1, 1, (6.4) 
yk(n) represents the actual output sequence of the kth 
section. 
~k(n) is the actual intermediate recursive output sequence 
at the first adder. 
;k(n-i)'s are the delays of actual intermediate recursive 
output sequence for i = land 2. 
• th yk_1(n) represents the actual input sequence to the k 
section and is also an actual output sequence from the 
k l th • - sect10n. 
~. k(n)'s are the non-recursive part error sequences 
1, 
due to finite word length of the non-recursive multipliers 
for i = 0 to 2. 
e. k(n)'s are the recursive part error sequences due to 
1, 
finite word length of recursive multipliers for i = 1 to 2. 
a. k's and b. k's are assumed to be of infinite precision 
1, 1, 
so that we can neglect the effect of coefficient quantization. 
If we let the error at the overall filter output be ~k(n); 
therefore 
. 
yk(n) = yk(n) + ~(n) (6.5) 
and if ek(n) represents the error in the intermediate recursive 
output; therefore 
(6.6) 
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What we are after is the error sequence ~k(n) at the overall 
output of the filter. 
From equation (6.5): 
. 
yk_1(n) = yk_l(n) + ~k-1(n) 
Substituting for Yk_1(n) in equation (6.4): 
From equation (6.6): 
~ (n-i) = v (n-i) + ek(n-i) • k k 
(6.7) 
2 
+ I e. k(n) 
i=l 1., 
(6.9) 
Substituting for ~k(n-i) in equation (6.8) from equation (6.9): 
(6.8) 
+ ek(n-i») + I e. k(n). 
. 1 1., 1.= 
Substituting for vk(n) from equation (6.6): 
vk(n) + ek(n) = Yk-l(n) + ~_l(n) + i!lbi,k(vk(n-i) + ~(n-i») 
2 
but from equation (6.2): 
+ I e. k(n). 
i=l 1., 
2 
+ I b. k ek(n-i) 
. 1 1., 1.= 
2 
+ ~-1 (n) 
2 
+ I e. k(n) 
i=l 1., 
+ I b. k vk.(n-i) 
i=l 1., 
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Therefore, 
2 2 
ek(n) = !;k_1(n) + L b. k ek(n-i) + L e. ken) • 
i=l 1., i=l 1., 
Considering equation (6.3) and substituting ~k(n-i) from 
equation (6.9): 
Substituting for yk(n) from equation (6.5): 
2 2 2 
(6.10) 
yk(n) + !;k(n) = i~O ai,k vk(n-i) + L a. k ek(n-i) + L !;. ken) 
i=O 1., i=O 1., 
but from equation (6.1) 
therefore, 
2 
= L 
i=O 
2 
ai,k ~(n-i) + L 
i=O 
!;. ken) • 
1., 
Taking the z-transform of equation (6.10): 
-i 
z 
therefore 
2 
+ Le. k (z) 
i=l 1, 
2 
L e. k(z) 
i=l 1., 
ek (z) = -~-1-_---:2,-=1 ___ . x f!;k_1 (z) + I L b. k z-il L i=l 
i=l 1., J 
(6.11) 
(6.12). 
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Taking the z-transform of equation (6.11): 
2 2 
I 
i=O 
I 
i=O 
F;. k(z) • 
1, 
Substituting for ~(z) from equation (6.12): 
2 
-i I a. k z 2 2 i=O 1, 
. [~-1 (z) + ei,k (Z)J + F;k (z) = 2 I I F;. k(z). 
[1 bi,k z -iJ i=l i=O 
1, 
I 
i=l 
(6.13) . 
The mean squared value of F;k(n) error sequence is given by 
[see ref. 77] 
2 1 f oF; = 21fj 
k ' 
(6.14 ) 
\z\=l 
where ~~F;k (z) is the power density spectrum of F;k(n); 
and according to Rabiner and Gold fIef. 2, Chapter 6J: 
1 (6.15) = -N 
where N can be regarded', as the number of samples in the frequency 
domain. 
With the assumption of uncorre1atedness of different error 
sequences, their cross power density spectrums are zero. 
From equation (6.13) and substituting for F;k(z) into equation 
(6.15): 
where 
therefore 
since 
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2 -i l a. k z i=O 1., 
IL (z) = -~;.----
-K 2 • 
~ -1 
1 - l.. b. k z 
i=l 1, 
1 (-1 -1 ~~ ~ (z) = N Hk(z) Hk(z ) ~_l(z) ~_l(z ) 
k k 
-1 ~ -1 
+ Hk(z) Hk(z ) l.. e. k(z).e. k(z ) i=l 1, 1., 
2 1 l -1 N ~-1 (z) e. k (z ) = 0 
i=l l., 
1 2 -1 N ~k-1 (z) l ~. k(z ) = 0 
i=O 1, 
2 
-1 ~ l e. k (z) ~-1 (z ) = 0 i=l 1, 
and all other cross power density spectrums are zero. 
1 -1 2 
Let, N ~k-1(z) ~k-1(z ) = a~ ,(being mean squared error 
k-1 th from k-1 stage.) 
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Each of the error sources are assumed to have constant power 
density spectrums, i.e. 
1 -1 N ~i,k(z) ~i,k(z ) = 
t.2 
e. k 1., 
12 
where t. 
e. k 1., 
and t.~ 's are the quantization error interval of 
i,k 
the respective error sequences. 
From equation (6.14) the mean squared error at output of 
overall filter section is: 
C1~k = 2;j f [~(Z) ~(Z-l+~_l+ 
Izl=l 
2 
+ L 
i=O 
2 
L 
i=l 
(6.16) 
Equation (6.16) represents the generalized noise variance 
th 
at the output of a k second order canonic section. In fact it 
is so generalized as to accommodate different word lengths of the 
five different multipliers. Normally they are assumed to be equal 
to b bits long. In this case equation (6.16) reduces to: 
2 2 
C1£. = C1~ 
-k k-1 
2;j f ~(z) ~(z-l) ~z 
Izl=l 
+ 2. 2-2b 
-3-
+ 3 • 
-2b 2 
-3-
2;j f 
Izl=l 
-1 dz ~(z) ~(z ) z 
(6.17) 
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since all ~'s = 2-(b-l). 
In fact what this equation tells us is that the noise output 
of the kth cascade is equal to the noise output of the k_I th cascade 
after being filtered by the kth section plus twice the noise variance 
due to one of the recursive part error sequences after being filtered 
again by the section plus three times the noise variance due to one 
of the non-recursive part error sequences. 
6.3. EFFECT OF FINITE DATA WORD LENGTH IN STORED LOGIC DIGIT-SLICING 
DIGITAL FILTERS. 
Having reviewed the method used for the noise analysis of 
normal non-digit-slicing digital filters, we now turn to the 
extraction of noise variance for the stored logic digit-slicing 
digital filters. 
Again the assumptions made are: 
i) Noise sources are wide sense stationary random sequences. 
ii) That they are uncorrelated with each other, the input 
signal and the output of the filter. 
iii) The errors are uniformly distributed with variance 
-(b-l) ~ = 2 and b = bit length of word. 
iv) Two's complement fixed point arithmetic is used throughout. 
v) That the absolute value of data and coefficients are less 
than one. 
itsel~ 
vi) Overflow has been prevented from manifestingAin the filtering 
process. 
I 
6.3.1. 
133 
Derivation of Noise Variance for a Second Order Non-recursive 
Stored Logic Digit-Slicing Digital Filter. 
The non-recursive second order digit-slicing filter is given 
by the difference equation derived in Chapter 4 as follows: 
b"-l 2 b'-l 
y(n) = L 
k'=O 
p'k' 2 L 
k"=O 
pllk" 
2 L Ai,k"~' (n-i) 
i=O 
b"-2 2 (p' (b'-l)+l) p"k" 
- 2 L 2 L Ai.k,,-l),'_l(n-i) 
k"=O i=O 
(p"(b"-l)+l) b'-2 p'k' 2 
- 2 L 2 L Ai.b"-l ~, (n-i) k'=O i=O 
b' = no. of blocks of sliced data. 
p' = bit length of each b' blocks. 
bIt = no. of blocks of sliced coefficients. 
pIt = bit length of each bIt blocks. 
I 
p"-l 
A. k" = ~. L 2j A . kIf . 1, ,J and A. kIf • 1, ,J = 0 or 1 only. j=O 
p'-l 
(6.18) 
~,(n-i) = L 
j=O 
o or 1 only. 
k' and kIf both equal zero represent the least significant 
block. 
2 
L Ai,k" ~,(n-i) is known as a digit convolution module 
i=o 
(D.C.M.) for particular integers kIf and k'. A stored logic type 
of hardware structure for this form of digit sliced digital filter 
would require that all the possible values of the D.C.M. be stored 
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in a ROM which later can be accessed for accumulation of the result 
y(n). If the storage word length of the ROM is less than the word 
length of the computed result of each D.C.M., then some form of 
limiting the word length of the computed D.C.M. to the storage _ 
word length will have to be performed. This can be either in form 
of truncation or roundoff. As an example of how the data and 
coefficients are sliced, we shall consider a nine bits number when 
the most significant of the bits represents the sign bit for a two's 
complement implementation. The number is sliced into three blocks 
of each four bits wide. The least four significant bits are grouped 
as block k' or k" = 0; the next set of four more significant bits 
are grouped into another block k' or k" = 1; and lastly the single 
ninth sign bit is grouped with three dummy zeros at the front as 
the block k' or k" = 3. The decimal point in this case is assumed 
to be at the end of the least significant bit, meaning that the 
numbers can only take on integer values +255 to 0 to -256. For 
absolute numbers less than one we need only to mUltiply the numbers 
-8 by scaling factors of 2 • Figure 6.4 shows a clearer picture of 
slicing a nine bits number as an example. 
The binary value of the number (x) 
1 0110 
Its decimal equivalent value 
1101 • 
8 
= -2 + 
-147. 
Algebraically the number x can be represented as: 
b'-2 
x L 
k'=O 
P 'k' 2 
p'-l . 
L 2J j=O 
p' (b'-l) lL,.-2 
-1< ,J 
p'-l 
L j=O 
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where ~, .'s are the binary values of 0 or 1 only, and b' = 3, 
-1< ,J 
p' = 4. 
Referring to figure 6.4: 
x = _ 24x2 
3 ) 
J=O 
2J' + 24xl X2 . 
.J 
therefore 
3 
r j=O 
3 
r j=O 
8 4 2 1 3"2 0 
x = - 2 + 2 (2 + 2 ) + (2 + 2 + 2 ) 
= -147. 
For Ixl to be < I, we need to multiply the integer representation 
-(b'p'-l) by a scaling factor of 2 where b'p' = bit length of integer 
number. 
Generally for a two's complement binary representation of a 
I 
number x (Ixl < 1) we have: 
x = t 2P ' (b'-l) 
p'-l 
p' -1 • 
r 2J j=O 
b'-2 
~, 1'+ r 
--b - ,J k'=O 
b'-2 
p'k' 2 
p'-l 
r j=O 
2j 1 -(b'p'-l) ~',jJ 2 
p'-l . l-p' 
x = - 2 I' 2 j j~O ~'-l,J' ~ r k'=O 
(p'k'-b'p'+l) 2 r 2J 
j=O ~, . ,J 
Therefore if we consider all signals to be bounded between -1 
and +1, we need to multiply the right hand side of equation (6.18) 
-(b'p'-l) -(b"p"-l) by 2 x 2 • 
b'-l 
y(n) = r 
k'=O 
p 'k' 2 
b"-l 
r 
k"=O 
2 
r 
i=O 
. -(b'p'+b"p"-2) Ai,k,,~,(n-l.). 2 
--------------------------------------------------------
.. . -
-
;b'_1b'Jn) 
Kb k"=b"-1 k' =b'-1 
~../n} 
1<'=b"-2 
n) l<=b'-1 
... -- ... 
~.rn) k"= 0 
k': b'-1 
b from module I 
1<'=b"-1 I 
i k'=b'-2 
y ~~P) k"=b"-l 
k'-O 
5 rn} k£2 k" =ti'-2 
rn) 1<=0 L-
. --,.:.: 
S 1nl 
k"=O ~ k' =0 
-
+ 
)'! rn) 
::>c' 
~ 
~ ... -- .. 
+ 
$lnJ 
I 
I 
.... -~ 
--'::-
--;.: 
+ ~ 
Sc"rn) 
+k> 
f' 2 
Yn} 
+ ~ 
Fig. 6.5. Errors in a Second Order Non-recursive Stored 
Logic Digit Slicing Digital Filter. 
t' 2 
€.In) 
kbf!~ + + . 
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(3-p'-b"p") b"-2 p"k" 2 
- 2 L 2 L Ai,k" ~'-1 (n-i) 
k"=O i=O 
(3-p"-b'p') b'-2 p'k' 2 
- 2 L 2 L Ai ,b"-l ~,(n-i) . (6.19) k'=O i=O 
Figure 6.5 shows diagrammatically how equation (6.19) can be 
represented in a stored logic digit-slicing form of a second order 
non-recursive digital filter. Except for the weightings and scaling 
factor, figure 6.5 indicates where the errors arise from such an 
implementation. 
i) ~',k,,(n) for k' = 0 to b'-l and k" = 0 to b"-l are the 
errors associated with the incapability of storing the 
full word length of D.e.M's in the ROM. 
ii) sk,(n) for k' = 0 to b'-l are the error sequences in 
connection with the accumulation of the partial first 
term of equation (6.19). 
Hi) S ,(n) and ~ ,,(n) are errors associated with the 
c c 
accumulation of the second term and third term of 
equation (6.19). 
iv) s(n) is the error sequence associated with the accumulation 
of the final first term of equation (6.19). 
v) Lastly e(n) is the error in conjunction with the 
combination of the three terms of equation (6.19). 
If we denote y(n) as the actual output of the filter after 
taking into account the above error sources we have: 
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A b'-l 
y(n) = L 
k'=O 
'k' ~"-l "k" ( 2 ) J 2P L 2P ) Ai k" ~,(n-i) + ~k' k,,(n) + ~k' (n) 
k"=O ~=O' , 
(p'b'-p'+l) ~b"-2 p,~" 
+ ~ (n) - 2 L 2 , 
k"=O 
(p"b"-p"+l) p 'k' . 
-2 L 2 () Aib"_1~,(n-1) +\' b"-l~) ~ '-2 2 k'=O 1=0' ' 
(6.20) 
We have neglected the scaling factor since it is not important 
in the analysis that follows. Let e(n) be the error associated 
with the overall result of the filter, i.e. 
y(n) = y(n) + e(n) 
Expanding equation (6.20): 
b'-l 
y(n) = L 
k'=O 
p'k' 2 
b"-l 
L 
k"=O 
2 
L 
i=o 
Ai,k" ~,(n-i) 
b"-2 (p'b'-p'+l) p"k" 
- 2 L 2 
2 
L Ai,k" l\'_l(n-i) 
i=o 
(p"b"-p"+l) 
- 2 
b'-l 
+ L 
k'=O 
p 'k' 2 
k"=O 
b'-2 
L 
k'=O 
p'k' 2 
2 
L Ai,b"-l~' (n-i) 
i=O 
b'-l 'k' 
I;k' ,k" (n) + L 2P 
k'=O 
(6.21) 
~k' (n) 
+ I;(n) - 2(p'b'-p'+1) b"-2 L 2P"k" (p'b'-p'+l) I;b'_l,k,,(n) - 2 I;c' (n) 
k"=O 
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b'-2 (p"b"-p"+l) 
- 2 I 
k'=O 
p 'k' (p"b"-p"+l) 
2 ~',b"-l (n) - 2 !;c,,(n) 
+ e:(n). (6.22) 
The first three terms of the above equation (6.22) is y(n) as 
A 
seen from equation (6.18). But y(n) - y(n) = e(n) as from equation 
(6.21). 
Therefore: 
b"-l b'-l 
e(n) = I 
k'=O 
p'k' 2 I 
k"=O 
p"k" b'-l 
2 /;k' k,,(n) + I 
, k'=O 
p'k' 2 !;k' (n) + !;(n) 
b"-2 (p'b'-p'+l) 
- 2 I 
k"=O 
p"k" (p'b'-p'+l) 
2 !;b'-l,k,,(n) - 2 !;c' (n) 
b'-2 (p"b"-p"+l) 
- 2 I 
k'=O 
p 'k' (p"b"-p"+l) 
2 !;k' ,b"-l (n) - 2 !;c,,(n) 
+ e:(n). (6.23) 
However, including the scaling factor so as to bound the signal 
to be between -1 and +1 we have to multiply the error e(n) in 
-(b' '+b" "-2) equation (6.23) above by 2 pP. 
Each D.C.M. contains three partial multipliers and a three input 
adder for a second order non-recursive digital filter. The value 
stored in each ROM is as a result of this three partial multiplications 
of two inputs p' and p" bits long, and the addition of their partial 
results. If the word length of the ROM used to store the D.e.M's 
is s bits long, the adder employed to compute the D.C.M. results for 
storage must also be at least of s bits long. The error associated 
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with each partial multiplier whose output is s bits long instead 
of being pl+ pIt bits long is between - (2P' +P"-s_1) and O. This 
is in employing truncation. 
Note that the error is greater than 'one because we are neglecting 
the scaling factor. 
2P~P"-1 
! 
pl+p"-S 2 
! 
x = 1010101 +-------~ 1110 111111 +-----+ IlJll11 (pl+p") bits long word 
all ones 
xt = 1010101 +-------+ 1110 s bits long word. 
Maximum error occurs when all the (p I + p"- s) least significant 
bits of the pl+ pIt bits word are all ones. Minimum error is zero, 
i.e. when all those (pl+ p"- s) least significant bits are zeros. 
I +pIt ) 
Maximum error = x - x = - (2P -s -1). 
t 
Therefore the noise variance of the error sequence !;k I ,k" (n) 
in association with the finite word length of ROM storage is 
P I+p" s 2 (2 - -1) 
3. 12 The multiplication by three is due to 
the three partial multipliers that are associated with each D.e.M. 
result for a non-recursive second order digital filter. We can find 
the constant power density spectrum of each of the error sources 
as given in equation (6.22) by knowing the word length of the ROM 
and the associated adders. The main contribution of noise for 
the noise source !;k,(n) is from the most significant D.e.M. output 
being truncated to r bits word long in association with the r word 
length of the accumulating adder for a block of D.e.M's. The output 
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word length from this most significant D.e.M. after considering 
its weights is s + p"(b"-l). Therefore the noise variance of 
~,(n) is equal to: 
s+p"(b"-l)-r 2 (2 -1) 
12 
Similarly the noise variances of ~(n). ~ ,(n) and F; ,,(n) are 
c c 
(2P' (b'-1)_1)2 
12 
(s+p" (b"-l)-r) 2 (2 -1) 
(2 (s+p' (b"-l)-r) -1) 2 
12 
12 
respectively. 
and 
The noise variance of E(n) is 
(2 t ' _1)2 
12 
equal to: 
+ 
t " 2 (2 -1) 
12 
where t' = p'b'- p'+ 1 and t" = p"b"- p"+ 1. 
Therefore the noise variance at the output of the filter is: 
2 
<1 
e 
b'-l 
= I 
k'=O 
b"-l 
I 
k"=O 
2p"k" 2 • 
p'+p"-s 2 
3 (2 -1) 
• . 12 
b'-l 
+ I 2p'k' 2 (s+p"(b"-l)-r) 2 (2 -1) 
k'=O 
+ 22 (P'b'-p'+1)b"r2 
k"=O 
12 
2p"k" 2 • 
'" 2 (2P +p -s_l) 
3. 12 
2(p'b'-p'+1) (s+p"(b"-l)-r) 2 (2 -1) + 2 • 
2 (p"b"-p"+l) 
+ 2 
b'-2 
I 
k'=O 
12 
2p'k' 2 
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2 (p"b"-p"+l) 
+ 2 • 
(s+p' (b'-l)-r 2 
,(2 -1) 
12 
(p"b"-p"+l) 2 
+ (2 -1) 
12 
(6.24) 
The variance in equation(6.24) is an un-normalized value, i.e. 
filter values being integers. For bounded signal less than 1 and 
2 greater than -1, we need to multiply a in equation (6.24) by 
e 
-2(p'b'+p"b"-2) 2 • 
Example: 
A second order non-recursive filter has to be constructed by 
using the stored logic digit slicing approach. The coefficients 
and data word lengths are equal and each are eleven bits long. 
Two's complement arithmetic is to be used in the implementation. 
The data and coefficients are to be sliced into three blocks of 
each five bits long. ROM's of 8 bits word length are to be used 
to store the D.e.M's and 8 bits word length adders/subtractors 
are to be used for the accumulation of the filter output. We would 
like to estimate the performance of this type of filter from the 
point of view of noise. 
ROM's word length s = 8 bits. 
Adders/subtractors word length r = 8 bits. 
No. of blocks of coefficients b" = 3. 
Word length of each coefficient block p" = 5 bi ts. 
No. of blocks of data b' = 3. 
Word length of each data block p' = 5 ~its. 
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From equation (6.24), the un-normalized noise variance, 
2 2 lOk' 
a = I 2 2 lOk" (2 (5+5-8) -1) 
2 
I 2 3. 12 
e k'=O 
2 
+ I 
k'=O 
k"=O 
10k' (2(8+5(2)-8)_1)2 
2 12 
+ 22(15-5+1) 1 10k" (2(5+15-8)_1)2 I 2 .3. 12 
k"=O 
+ 22(15-5+1) (2(8+5(2)-8)_1)2 
12 
+ 22(15-5+1) ~ 21Ok ' (2(5+5-8)_1)2 
L 3. 12 
k'=O 
+ 22(15-5+1) (2(8+5(2)-8)_1)2 
12 
(2(15-5+1)_1)2 
12 
a! = i2 ~.9745 x 1013 + 1.0984 x 1012 + 1046529 + 1.1608 x 1011 
+ 4.3895 x 1012 + 1.1608 x 1011 + 4.3895 x 1012 
+ 4190209 + 4190209J 
12 
= 3.3212 x 10 • 
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However normalizing this value because of the scaling factor, 
2 3.3212 x 1012 x 2-2(5 x 3+5x 3-2) O"e 
= 4.6091 x 10-5 • 
Compare this value with a straight forward normal uns1iced implementation 
using 8 bits multipliers. The noise variance for this case 
2 2-2(8-1) 
O"e 3. 12 = 1.526 x 10-5 '. 
Therefore a digit sliced stored logic implementation gives a 
degradation in noise performance when compared with the normal 
unsliced implementation. 
6.3.2. Derivations of Noise Variances for Different Structures of 
Non-Canonic Second Order Recursive Stored Logic Digit-Slicing 
Digital Filters. 
Although the non-recursive digital filter has its advantage 
in being absolutely stable apart from the possibility of obtaining 
constant group delay characteristics, the recursive filter has its 
advantage in requiring a smaller order for the same rate of cutoff 
when compared with its non-recursive counterpart. This is the main 
reason as to why the major part of this research has been devoted 
to the recursive filter. 
6.3.2.1. Structure (1) with outputs from blocks of D.C.M's being 
limited in word length before final and feedback values 
are arrived at. 
Figure 6.6 shows how this form of structure for a non-canonic 
second order recursive stored logic digit-slicing digital filter 
rom 
k'=b'-1 
rom 
k'=b'-2 
. . . . . + f-!V-,-,{ n:!.<--{ 
Xo(n) rom VO(n} 
k'"O 
Fig. 6.6. Structure (1) For a Second Order Non-canonic 
Recursive Stored Logic Digit Slicing Digital Filter. 
t;-
feedback. 04-
DeM k"::b"-1 
.... 
-1 ~ 
,rn) DeM k"=b"-2 + ._---
(n) 
o 
.,. ~ 
, 
t r 
-1 
DeM k''=O 
A 
I 
I 
I 
I 
I y(n) 
I ..... - + I 
I 
I 
I 
I 
'I' 
r- ~' feedback ..... DeM k''=b'~ 1 .... 
..-
DeM k"=b"-2 + ........... ~ , 
, 
t-
DeM k"=O 
Fig. 6.7. Negations at Appropriate D.C.M.'s for Two's 
Complement Implementation. 
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can be implemented together with the possible sources of errors. 
The difference equation for an ideal non-canonic second order 
recursive stored logic digit-slicing filter is: 
b'-l 
yen) = I 
k'=O 
p'k' 
2 
b"-l 
I 
k"=O 
p"ktt 
2 
2 
I i=o + B. k" l., 
Ai ,b"-l' Bi,b"-l' ~'_l(n) and Yb'_l(n) can take on only 
values of -1 and O. Again dummy leading zeros are required to 
(6.26) 
make Ai ,b"-l' Bi,b"-l' ~'_l(n), and Yb '_l(n), p" or p' bits long. 
Notice that equation (6.26) is not an all positive value constraint 
implementation because of the definition of -1 or 0 for the most 
significant block of a., b., x(n) and yen). This can be achieved 
l. l. 
in a stored logic digit-sliced implementation by using a negation 
at the output of certain D.e.M's as shown in figure 6.7. All D.e.M's 
are stored as positive values and the appropriate negation at their 
output will give us a signed two's complement implementation of a 
stored logic digit slicing filter. 
We shall analyse the noise as a result of the processing given 
in equation (6.26). 
The possible sources of error for this second order recursive 
stored logic digit-slicing filter are: (Refer to figure 6.6). 
a) ek,(n) (for k'=O to b'-l) are the error sources 
associated with the incapability of storing the D.e.M's 
accurately in a ROM. It also contains the error during 
the accumulation for a block of D. e.M' s (for k"=O to 
b"-l). 
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b) e"(n) is the error sequence as a result of accumulating 
the blocks of D.C.M's (for k' o to b' - 1) in order to 
form the result. 
If we define: 
V(n) as the actual output of the filter as opposed to its 
ideal y(n) •. 
Vk,(n) as the actual output from a k' block of modules. 
Vk,(n) as the ideal output from a k' block of modules with 
infinite precision. 
V(n) 
b'-l 
L 
k'=O 
2P'k' Vk ' (n). 
V(n) = V(n) + e"(n). 
From equations (6.27) and (6.28): 
b'-l 
V(n) = L 
k'=O 
2P'k' Vk ' (n) + e"(n), 
and substituting for Vk,(n) from equation (6.29): 
b'-l 
V(n) L 
k'=O 
If Vk ' ,k,,(n) represents the output of a D.C.M., with infinite 
precision processing and finite feedback and word length: 
b"-l 
Vk ' (n) = L k"=O 
(6.27) 
(6.28) 
(6.29) 
(6.30) 
(6.31) 
(6.32) 
where 
therefore 
2 
= I 
i=O 
b"-l "k" 
Vk,(n) = I 2P 
k"=O 
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From equation (6.31) and substituting for Vk,(n) from equation 
(6.34) : 
V(n) 
b'-l b"-l 
= I 2P'k' { I 
k'=O k"=O 
+ ek , (n)} + e"(n). 
Substituting (n-i) for n in equation (6.27): 
b'-l 
V(n-i) = I 
k'=O 
2P'k' vk ' (n-i). 
From equation (6.35), substituting for 
V(n-i), we have 
b'-1 b"-1 
b'-1 
I 
k'=O 
2 
2 p'k' 
p'k' p"k" V(n) = I 2 I 2 I A. k" 
k'=O k"=O i=O 1., 
b"-1 
+ I 
k"=O 
b'-1 
+ I 
k'=O 
p"k" 2 
2 
I B. kIt V(n-i) i=o 1., 
p'k' 2 ek,(n) +e"(n). 
Vk ' (n-i) as 
~, (n-i) 
(6.33) 
(6.34) 
(6.35) 
(6.36) 
(6.37) 
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If e(n) is defined as the overall error sequence at the 
output of this filter: 
V(n) = yen) + e(n) , 
e(n) is the error sequence we are after. 
substituting (n-i) for n in equation (6.38): 
V(n-i) = yen-i) + e(n-i). 
From equation (6.28), substituting (n-i) for n: 
V(n-i) = V(n-i) + e"(n-i). 
From equation (6.40) and (6.39): 
V(n-i) = e(n-i) - e"(n-i) + yen-i). 
Substituting this V(n-i) into equation (6.37): 
V(n) b'-l 'k' L 2P p"k" 2 2 L A. k" lL , (n-i) 
b"-l 
L 
k'=O 
b"-l 
+ L 
k"=O 
b'-l 
+ L 
k'=O 
Now yen-i) 
k"=O i=O 1, ~K 
"k" 2 { } 2P L B. k" e(n-i) - e"(n-i) + yen-i) 
i=O 1, 
P'k' 2 ~,(n) + e" (n). 
b'-l 
L 
k'=O 
p'k' 2 Yk , (n-i) 
i.e. the ideal output is made up of ideal blocks of D.e.M.'s. 
Substituting for yen-i) into equation (6.42): 
b'-l 
V(n) = L 
k'=O 
2P'k' b"r1 2P"k" 
k"=O 
2 
L A. k" i=O 1, ~, (n-i) 
(6.38) 
(6.39) 
(6.40) 
(6.41) 
(6.42) 
(6.43) 
b"-l 
+ I 
k"=O 
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p"k" 2 [. 2 I B. k" e{n-1.) 
i=o 1., 
2 b'-l 
- e"{n-i») 
blt-l "kif 
+ I 2P 
k"=O L B. k" I i=o 1., k'=O 
p'k' 2 Yk , (n-i) 
b'-l 'k' 
+ I 2P ek , (n) + e"{n) • k'=O 
b'-l 'k' 
V{n) = I 2P b"-l I p"k" 2 
2 
I h,k" ~,(n-i) k'=O k"=O i=o 
b"-l "kl1 
+ I 2P 
k"=O 
[e (n-i) - e" (n-i) ) 
2 
I B. k" i=o 1., 
b'-l 
+ I 
k'=O 
'k' 2P ~,(n) + e"{n). 
Therefore, 
+ B. k" 1., 
b"-l 
"k" V{n) = y{n) + L 2P 
k"=O 
2 
I 
i=O 
B. k" 1., [e{n-i) - e"{n-i») 
b'-l 
+ L 
k'=O 
p'k' 2 ek , (n) + e"{n) , 
but from equation (6.38): 
V{n) - y{n) = e{n). 
Therefore, 
b"-l 
e{n) = I 
k"=O 
b'-l 
+ I 
k'=O 
p"k" 2 
2 
I 
i=o 
B. k" 1., (e{n-i) - e"{n-i») 
P 'k' 2 ek,{n) + e"{n). 
Yk , (n-i) ) 
(6. 44) 
(6. 45) 
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Taking the z-transform of equation (6.45) and noting that 
b"-l 
r 
k"=O 
p"k" 
2 .B.k,,=b. 
].  ]. 
2 b'-l 
e(z) r b. 
i=O ]. (e(z) 
-i 
z - e"(z) + r 
k'=O 
2P'k' ek , (z) + e"(z) • 
Therefore 
e(z) 
2 
r b. 
i=O ]. 
b'-l 
r p'k' 2 ek,(z) -
2 
<;" -i L b. e"(z) z + e"(z). 
Therefore 
1 
e(z) = B(z) 
k'=O 
[
b'-l 'k' 
x r 2P 
k'=O 
ek , (z) -
i=O 1. 
2 -i r b. e"(z) z 
i=o ]. 
[
b'-l 'k' r 2P 
k'=O 
~,(z) + B(z) e"(z)J 
where B (z) 
2 
1 - r b. 
i=O ]. 
-i 
z 
The noise variance of e(n) is: 
2 1 f ~ (z) dz CJ = 21!j ee z 
where ~ (z) 
ee 
e 
is the 
</l 
ee 
Izl=l 
power density 
N being the number of samples. 
spectrum of e(n). i.e. 
+ e" (Z)J 
Neglecting the cross power spectrum since we assume that all 
the noise sources are uncorre1ated. We have: 
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1 
-1 B{z) B{z ) 
-1 
e"{z) e"{z ) 
+ -=---'-="-;::-=-<-
N 
-1 ~,(z) ek , (z ) 
N 
-1 
e"{z) e"{z ) 
N 
~ '-l 'k' I 2P k '=0 
where \' and 11" are the quantization error interval associated 
with the error sources ek , (n) and e"{n), and that their probability 
density function are rectangularly uniform. 
Therefore, 
b'-l f ~ 1 -1 B{z) B{z ) I k'=O 2p'k' 2 
Izl=l 
, 
For simplicity let \' and 11" equal to 11. 
Therefore, 
2 112 ~b'-l 2 'k' 
a =- I2 P 
e 12 k'=O { -1.,.l dz }+ll. 2nJ J B{z) B{z-l).z J (6.46) 
There are variations in the form of this structure depending 
on how the feedback for the recursive modules is arranged. One 
of the variations is to take the feedback from the output of the 
overall filter and slice this output in a similar manner to the 
input a~d feedback these as sliced feedback outputs. Yet another 
I 
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variation is to have an 'infinite precision' output of the blocks 
of modules (refers to a set of modules for kIf = 0 to bIt - 1), and 
the feedbacks taken from these blocks of" modules outputs with 
finite word length constraints on these feedback outputs. The 
meaning of 'infinite precision' on outputs of blocks of modules 
is that we have ROM's that are capable of storing the D.C.M's 
without error. 
The following section will show how the noise variances for 
other variations of architecture are obtained. 
6.3.2.2. Structure (2) with feedback values being derived from 
decomposed final output. 
By taking the output of the overall filter and slicing it in 
a similar manner as the input; and using these output slices for 
feedback values, we achieve a structure in a similar form as that 
proposed by Peled and Liu !}9], and Croiser et al. !}7] independently. 
In their cases, the input and output are sliced into single bits, 
and that the coefficients are not sliced at all. The structure 
that we are going to analyse is for a generalized slicing of the 
data with the option of slicing the coefficients or not. 
Referring to figure 6.8, we define the following: 
i) The input x(n) is sliced into b' blocks of each p' bits 
wide. 
x(n) b'-l 'k' L ~,(n). 2P 
k'=O 
where o or -1 
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p'-l 
2j and ~, (n) L ~, • (n) j=O ,J 
~, • (n) 
.J 0 or 1 for k' o to b' -2. 
ii) The actual output V(n) as opposed to ideal output y(n), 
is also being sliced into b' blocks of each p' bits wide. 
where 
and 
b'-l 
V(n) = L 
k'=O 
Vb'-l (n) = 0 
'k' Vk, (n) 2P 
or -1 
p'-l 
L 2j Vk, (n) j=O Vk •. (n) .J 
Vk, . (n) ,J o or 1 for k' = 0 to b' - 2. 
(6.47) 
iii) yk,(n) is the output from a general k' block of recursive 
digit convolution modules. 
iv) ek,(n) is the error sequence due to finite word length 
of storage and/or adders for accumulation of Yk,(n). 
v) Vk,(n) is the output of a general k' block of recursive 
D.C.M's after finite word length limitation on Yk,(n), 
i.e. (6.48) 
vi) yen) is the output of adder for the accumulation of 
blocks of D.C.M's, and before the finite word length 
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of this adder takes its effect in producing the actual 
output V(n) 
b'-l 
V(n) = L (6.49) 
k'=O 
vii) e"(n) is the error sequence due to finite word length 
viii) 
ix) 
of adder. (Actually to be exact is due to the weightings 
involved at the inputs of adder) 
V(n) = V(n) + e"(n). (6.50) 
Vk,(n) is the sliced up value of V(n) for feedback to 
the D.C.M's. 
The coefficients a. and h. are sliced into b"blocks 
1. 1. 
of each p" bits wide. 
For an ideal implementation (refer to Chapter 4): 
b'-l 
yen) = L 
k'=O 
p'k' 2 
b"-l 
L 
k"=O 
p"k" 2 
2 
L i=o 
(6.26) 
If we define Vk ' ,k,,(n) as output of a general D.C.M. 
b"-l 
L (6.51) 
k"=O 
where 
2 
= L 
i=O 
h,k" ~,(n-i) + Bi,k" Vie, (n-i») 
(6.52) 
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Let e(n) be the overall error sequence at output of filter 
that we are after, therefore, 
V(n) = y(n) + e (n). (6.53) 
From equations (6.50) and (6.49): 
b'-l p 'k' V(n) = I 2 Vk , (n) + e"(n). k'=O (6.54) 
From equations (6.48) and (6.54): 
b'-l 'k' [ ) V(n) = I 2P Vk , (n) + ek , (n) + e"(n). k'=O (6.55) 
From equations (6.55), (6.52) and (6.51): 
V(n) 
b'-l b"-l 
= I 2P'k' { I 
k'=O k"=O 
2P"k" 2 r ) i~O Ai,k"~' (n-i) + Bi,k" Vk' (n-i) 
Therefore, 
V(n) 
b'-l I 2P'k' 
k'=O 
b"-l 
+ I 
k"=O 
p"k" 
2 
b"-l 
I 
k"=O 
p"k" 2 
2 
I A. k" X. ,(n-i) i=O 1, -1<. 
2 b'-l 'k' I B. k" I 2P Vk' , (n-i) i=o 1., k'=O 
b'-l 'k' 
+ I 2P ek,(n) + e"(n). 
k'=O 
substituting for n as (n-i) in equation (6.47): 
b'-l 
'" 2P'k' V(n-i) L. Vk' (n-i). k'=O 
(6.56) 
(6.57) 
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Putting equation (6.57) into second term of equation (6.56): 
b'-l 'k' 
V(n) = L 2P 
k'=O 
b"-l 2 
+ L 
k"=O 
p''k'' 2 L 
i=O 
b'-l 
B. k" V(n-i) + L 
1, k'=O 
P'k' 2 ek , (n) + e"(n). 
Substituting for n as (n-i) in equation (6.53): 
V(n-i) = y(n-i) + e(n-i). 
From equations (6.59) and (6.58) and putting 
y(n-i) 
therefore, 
V(n) 
b'-l L 2P'k' 
k'=O 
b"-l 
b'-l 'k' L 2P Yk , (n-i) k'=O 
b"-l 2 
L 
k"=O 
p''k'' 2 L A. k" X. ,(n-i) i=O 1, -1< 
2 
L B. k" i=O 1, 
b'-l 'k' L 2P 
k'=O 
Yk , (n-i) 
2 b'-l 
(6.58) 
(6.59) 
+ L 
k"=O 
p"k" 2 L B. k" e(n-i) + L 
i=O 1, k'=O 
'k' 2P ~,(n) + e"(n). 
-(6.60) 
The first two terms of equation (6.60) is y(n) as shown in 
equation (6.26). 
Therefore equation (6.60) reduces to: 
2 b'-l 
V(n) = y(n) + L b. e(n-i) + L 
i=O 1 k'=O 
p'k' 2 ek , (n) + e"(n) 
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but from equation (6.53): 
e(n) = V(n) - y(n). 
Therefore, 
e(n) a 
2 
L b. 
i=O 1 
b'-l 'k' 
e(n-i) + L 2P 
k'=O 
~,(n) + e"(n). (6.61) 
Taking the z-transform of equation (6.61) and since b = 0: 
o 
2 
-i b'-l e(z) L b. e(z) 
i=l 1 
z + L 
e(z) r1 - I b. z-il l i=l 1 J 
therefore, 
k'=O 
b'-l 
L 
k'=O 
p'k' 2 ek , (z) + e"(z) 
'k' 2P ~,(z) + e"(z), 
1 
e(z) = B(z) { 
b'-l 'k' l 2P ek , (z) + k'=O 
where B(z) = r1 - I b. z-il L i=l 1 J 
Assuming that the errors are random and uniformly distributed 
/;2 
and that they are uncorrelated, their power density spectrum = 12 
where /; = quantization error step (interval) • 
. 
Therefore Noise Variance at output of filter: 
L2 +1-.-. [b'-l 2p'k' ) /;2 1 f 1 k'=O 12 211J B(z) B(z-l) 
Izl=l 
dz 
z 
(6.62) 
r_. ___ a .. ~ __ a~_t~. _______________ ... _~ ,b'-1 
V. (n) 
rom k"=b"-I + eb'_I(n) k"=lj'-2~ rom n) + ~'Jn) 
-
rom k""O H>-
~ ___ a ____ ._a _____________ ~ __ . __ a __ . __ 
. ______________ t _____________________ , 'i,_in) 
, 
-1 , , 
rom k''=b''·1 + eb,_inl , 
, 
, 
• 
n) , k":;:b"-2 , rom 
+ , , 
-, Ib'_in) , , 
, 
, 
, 
, 
rom k"=O , , 
, , L- e"(nl , , L ___________ .. _________________ .. :. ___ .) 
-
+ 
V(II) 
_ .. --- • . 
r-
). 
. 
y 
r-- •• --.----.-.t.--.-- ... --.-.-------~ 
"O(n) 
-
rom k""b"-1 + eO(n) 
nl rom K':b"-2 + . 
-lO(n) 
om k"=O 
Fig. 6.9. Structure (3) For a Second Order Non-canonic Recursive Stored 
Logic Digit Slicing Digital Filter. 
V(n } 
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6.3.2.3. Structure (3) with the feedback values being derived 
from the finite word length outputs of blocks of D.e.M.'s. 
The other variation of structure for a recursive second order 
filter that we are going to analyse is where the outputs of the 
blocks of D.e.M.'s are accurately stored but only the feedback 
of these outputs are limited in their word lengths. Figure 6.9 
shows this type of variation. Bearing in mind the definition of 
symbols and terms as in the previous section, the D.e.M. output 
is defined as: 
V(n) = V(n) 
b'-l 
L 
k'=O 
where V(n) 
but Vk , (n) 
therefore, 
V(n) 
~ [Ai,k"~' (n-i) + Bi,k" Vk ' (n-i») i=O 
+ e"(n) 
2 p'k' Vk , (n) + e"(n) 
b'-l 2P 'k' L Vk , (n) k'=O 
b"-l p"k" 
= L 2 Vk ' ,k,,(n) k"=O 
b'-l 
L 
k'=O 
2P'k' b"-l L 
k"=O 
p"k" 
2 Vk ' k,,(n) + e"(n). , 
Substituting for Vk ' ,k,,(n) from equation (6.63): 
b'-l 
V(n) = L 
k'=O 
p'k' 2 
b"-l 
L 
k"=O 
2 
L 
i=O 
+ B. k" 1, 
(6.63) 
(6.50) 
(6.64 ) 
Vk ' (n-i)] + e"(n) 
therefore, 
V{n) b'-l 'k' I 2P 
k'=O 
b"-l 
+ I 
k"=O 
p"k" 2 
b"-l 
I 
k"=O 
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p"kll 2 
2 
I A. kIt ~,(n-i) i=o ~, 
2 b'-l 'k' I B. kIt I 2P vk ' (n-i) i=o ~, k'=O 
b'-l 
+ I 
b"-l 2P'k' I 2P"k" 2 I B. kIt ek,{n-i) + e"{n). (6.65) 
i=O ~, k'=O k"=O 
If we define e(n) as the error at the output of the overall 
filter: 
V{n) = y{n) T e{n) 
V(n-i) = yen-i) + e(n-i). 
From equation (6.50): V(n-i) = V(n-i) + e"(n-i) 
therefore, 
V(n-i) + e"(n-i) = yen-i) + e(n-i) 
therefore, 
V(n-i) = yen-i) + e(n-i) - e"(n-i) 
From equation (6.64): 
and 
b'-l 
V(n-i) = I 
k'=O 
b'-l 
yen-i) I 
k'=O 
P 'k' 2 Vk ' en-i) 
2P'k' yk,en-i). 
(6. 5 3) 
(6.66). 
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From equation (6.66) 
therefore, 
b'-1 b'-1 
L 
k'=O 
p'k' 2 Vk , (n-i) L k'=O 
P 'k' 2 Yk , (n-i) + e(n-i) - e"(n-i). 
Substituting equation (6.67) into equation (6.65): 
b'-1 'k' 
V(n) = L 2P 
k'=O 
b"-1 
L 
k"=O 
p"k" 2 
2 
L A. k" ~,(n-i) 
i=o 1., 
(6.67) 
b"-1 
- "k 11 
+ L 2P 
k"=O 
2 
L B. k" i=o 1., [
b'-1 'k' L 2P 
k'=O 
Yk , (n-i) + e(n-i) - e"(n-i») 
b'-l 'k' 
+ L 2P 
k'=O 
b"-l "kif L 2P 
k"=O 
2 
L Bi,k" ek , (n-i) + e"(n). i=O 
Notice that the first two terms of the right hand side of the above 
equation is yen), 
therefore, 
p"klt 2 
2 b"-1 2 b"-1 
V(n) = yen) + L 
k"=O 
L B. k" e(n-i) - L 
i=O 1., k"=O L B. k" i=O 1., 
2 b'-1 'k' 
+ L 2P 
k' =0 
b"-l "k" L 2P 
k"=O 
L B. k" ek , (n-i) + e"(n), i=O 1, 
but from equation (6.53) 
V(n) - yen) = e(n) 
therefore 
2 2 2 b'-l 
e(n) = L b. e(n-i) - L b. e"(n-i) + L b. 
i=O 1. i=o 1. i=o 1. L k'=O 
taking the z-transform of the above equation. 
e"(n-i) 
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e(z) 2 { b'-1 'k' = L bi e(z) - e"(z) + L 2P i=O k'=O } 
-i 
ek , (z) z + e"(z). 
since b = 0, 
o 
therefore 
e(z) {
b'-1 'k' L 2P , 
k'=O " 
} 
-i 
ek , (z) - e"(z) z + e"(z). 
Therefore 
2 
... -i 
e(z) 
L b. z 
i=1 1. 
=rl - I b. z-il l i=1 1. J 
{ 
b'-l 'k' L 2P ek,(z) 
k'=O 
Let B(z) 
and 2 -i L b. z 
i=1 1. H( z) = ----'~'=_---
2 
... -i 1 - L b. z 
i=1 1. 
therefore, 
2 
L b. 
i=1 1. 
-i 
z = 1 - B(z), 
therefore, 
H( ) - 1 - B(z) 1 1 z - B(z) = B(z) -
{
b'-1 'k' 
e(z) = H(z) L 2P 
k'=O 
ek,(z) - e"(z)} + B~Z) e"(z). 
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Therefore, power density spectrum of e(n) is: 
{
b'-l ,2 ,2} 
H(z).H(z-l) L 22p'k' ~2 + ~2 + 
k'=O B(z) 
a~suming that the noise sources are uncorre1ated, i.e. their cross 
power density spectrum = O. 
Therefore noise variance: 
2!j • f {H(Z) {b'-l } tdz H(z-l) L 22p'k' + 1 + 1 -1'~' 
k'=O B(z) B(z ) 
Izl=1 
Now H(z) H(z-l) = [~ - 1) [1 - 1) 
B(z) B(z 1) 
Appendix 6.1 shows that: 
1 1 1 dz and 
2'l1"j r B(z) z 
Izl=1 
Therefore, 
1 1 1 dz 
21T r B(z -1) z 
Izl=1 
are both zero. 
De2 = 11122 • .l:..,. 1 [{b'r1 22p'k' + I} { 1 + I} + 1 J dz 
21TJ r k'=O B(z) B(z-1) B(z) B(z-l) z 
Izl=1 
[
b'-1 2 'k' L 2 p 
k'=O 
+ f~ . 2!j • f B (z) 
Izl=l 
] 1[ 1 +1)dzZ + 1 • r -B(-Z)--=B-(Z -=1) 
Izl= 1 
1 dz 
B(z -1) Z 
Types of Structures 
(1) Structure (1):-
Least noise implementation. 
Feedback and output values being 
derived from the finite word 
length outputs of blocks of 
D.C.M.'s. 
(2) Structure (2):-
Medium noise implementation. 
Similar in structure to that of 
Pe1ed & Liu [39J and Crosier et 
al. [3"[1. Feedback values being 
derived from sliced overall 
output. 
(3) Structure (3):-
Worst noise implementation. 
Feedback values only being 
derived from finite word length 
outputs of blocks of D.C.M.'s. 
2 Noise Variances a 
e 
___ . z L2 P +1 112~{ 1 f d }{b'-1 2 'k' U 
12 2~J B(Z).B(z-l).z k'=O 
---. L 2 P +2 112~ 1 {[b'-l 2 'k' § dz } 
12 2~J k'=O B(z).B(z-l).z 
b'-l 
+ L 
k'=O 
-
2p'k' 2 + 1 
* Note: (1) The above order of merit is based on 10wpass and highpass 
characteristics. 
(2) 1! dz 2~j j B(z).B(z-l).z > 1 for 10wpass and highpass 
characteristics as shown in Appendix 6.2. 
(3) For bounded signal less than +1 greater than -1, we need 
2 -2(p'b'-1) to multiply a by 2 • the scaling factor. 
e 
TABLE 6.1. Noise Comparison of Different Structures 
of Non-canonic Recursive Stored Logic 
Digital Filters. 
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1 
211j {(
b'-l 2 'k' ) f 
. L 2 P + 2 
k'=O B(z) 
Izl=l 
t,z (b'-l 2p'k' ) 
+12. L2 +1 
k'=O 
1 
B(z -1) • 
Table 6.1 shows the variation of noise variances of the 
(6.68) 
overall errors of the filters as that obtained for the different 
structures of the second order recursive stored logic digit slicing 
filters. By comparing the three different equations of (6.68), 
(6.62) and (6.46) we are able to choose the structure of least 
noise for a particular characteristic of lowpass or highpass type 
of response. Table 6.1 specifically refers to the lowpass or 
highpass type of characteristic response. However, for bandpass 
characteristic outside these lowpass and highpass bands, the choice 
of structure for least noise is just the opposite between structure 
(1) and structure (2) as that shown in Table 6.1. However, 
structure (3) remains the worst case for all types of characteristics 
that we desire. 
6.3.3. Derivation of Noise Variance for Canonic Form Recursive 
Second Order Stored Logic Digit Slicing Digital Filters. 
As shown in Chapter 4, a second order canonic section can be 
generally sliced up to produce the following sliced difference 
equations: 
v(n) 
b'-l L ~,(n) 2-p 'k' 
k'=O 
B. k" 1, ) [
b'-l ) 
-p"k" . -p'k' 2 L Vk , (n-1) 2 k'=O 
the~efore, 
b'-l 
v{n) = L 
k'=O 
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b'-l-
-p'k' ~ 2-p'k' 
2 l1t,{n)± L 
k'=O 
b"-l 
L 
k"=O 
-p"k" 2 
2 
L 
i=o 
(6.69) 
Note that the above absolute values of data and coefficients are 
less than one. 
where 
b'-l 
y{n) = L 
k'=O 
-p'k' 2 
b"-l 
L 
k"=O 
-p"k" 
2 
2 
L Ai,k" Vk ' (n-i) i=o 
v{n) is the intermediate output or sometimes known as the 
recursive output or feedback output. 
(6.70) 
y{n) is the overall-filter output or the non-recursive part 
output. 
x{n) 
b'-l 
L 
k'=O 
'k' 2-P l1t,{n) (6.71) 
x{n) is the filter input which is being sliced into b' blocks 
of each p' bits wide. 
x (n) = 0 or -1 only 
0 
p'-l 
2j .l1t, • (n) l1t' (n) L l1t' . (n) = 0 j=O ,J ,J 
e.g. if x{n) is 9 bits long, b'=3 and p'=4. 
k'=O 
LQIQIQ]] 
-dummy 
leading 
zeros. 
k'=l k'=2 
j=3 2 1 0 j=3 2 1 0 
decimal point 
or 1 only for k' F o. 
b. = 
1. 
b"-l 
I 
k"=O 
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-p"k" 
2 B. k" 1., (6.72) 
b. are the recursive coefficients being sliced into b' blocks 1. 
of each p" bits wide. 
b = 0 
o 
B. 0 1., o or -1,; 
B. k" 1., 
p"-l • 
= I 2J 
j=O 
b"-l 
B. k" • 1, ,J 
for k" '" 0, 
B. k" . 1, ,] 
a. 
1. I k"=O 
-p"k" 
2 A. k" 1., 
o or 1 only. 
(6.73) 
a. are the non-recursive coefficients being sliced into b' blocks 1. 
of each p" bits wide. 
A. 0 0 or -1 only; 
1., 
A. k" = 1., 
p"-l 
I j=O 2
j A 
. k" . 1, ,] 
for k" '" 0, 
A. k" . 1, ,J 
b'-l 
v(n-i) = I 
k'=O 
-p'k' 2 Vk , en-i) 
o or 1 only. 
(6.74) 
v(n-i) are the intermediate delay values being sliced into 
b' blocks of each p' bits wide. 
v (n-i) = 0 or -1 onlYI 
o 
Vk , (n-i) 
p'-l 
I j=O 2
j Vk , • (n-i) ,J 
integer values. 
for k' f. 0, 
Vk , • (n-i) ,J o or 1 only. 
------~----~ ek 'b"_1(n) ~. f:-0'F.',,, (n) 
+ --1:,-1 + _ 
.-' " 
• --~ +-7k:b".Jn) 
, L---i: 8J,b"_1 1._-- .. _-----_.1 
A 
• ,
, 
, 
• t 
r-----------, ek'O(n} 
. . ' 
• 
, 
~,(n) 
L..---;:81,O x}---~.~~------------__________________________ ..J 
'---;'8 
• , 2,0 L. .... ________ .. J 
V, ,(n) 
Fig. 6.10. Errors in Recursive Part of Canonic Stored Logic Digit 
Slicing Digital Filter. 
v,.(n) ,. .. _- ........ _- .. ---.., 
• ,
• 
• 
:lk' b"-lnJ 
, 
, 
• 
• 
• 
• • 
A2IJ'_1' : I L .... ---- 1-_ .. _ .. _ .. J , 
• 
r - - - - - - '1- - - - -- _. 
• • 
AJ k'" , , . 
-- ---- -;1;---- -_. 
, 
, 
r------t _______ . 
,.....------...( . Pk/,J ~:O(n} 
. , 
~-----.---- .... -, 
Fig. 6.11. Errors in Non-recursive Part of Canonic Stored Logic Digit 
Slicing Digital Filter. 
~(nJ 
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At this point it is important to recollect how the two's 
I 
complement numbers are represented for normalized values whose 
absolute values are less than one. 
The sliced values represent radix bases and are represented 
by integer values. 'k' As a result of the scaling factor 2-P or 
-p"k" 
2 used for sliced values, the end result of the numbers will 
represent two's complement values of <1 but ~-l. 
Figure 6.10 and figure 6.11 represent how a k'th block of 
canonic D.e.M.'s is being accumulated. 
Refer to the figures for the following definition of terms 
and symbols: 
i) The storage of each D.e.M. results in error due to the 
finite word length of ROM or RAM. If the storage word 
length is less than the word length of the computed 
result of each D.e.M., then error will occur. These 
errors are being represented by the error sequences 
~, ,k" (n) and ~',k" (n). 
ii) The weighted combination of a set of D.e.M. modules to 
form a block pu:put _of_ Vk~ ~)_ or Yk , (n) will give us a 
result thathas a to_~g ::~~rd ;-l~~G'~h~ompared to the available 
word length for the output and the (recursive, intermediate) 
feedback output. Hence each block output will have to be 
limited in word length and this results in error. These 
errors are represented by the error sequences ;k,(n) and 
ek,(n). 
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iii) Even though if the blocks of modules outputs are finite 
in word length, their weighted combination for the final 
unsliced result will introduce error since the final 
result will have to be limited in its word length. 
This error sequence is denoted by ~(n). 
iv) The error sequence e(n) will represent the overall or 
, , 
total error at output of the actual 'filter. This error 
sequence is represented by the difference in the actual 
filter output (y(n)) and the ideal filter output y(n). 
x(n) Ideal y(n) Filter 
y(n) = y(n) + e(n) 
(6.75) 
Actual 
x(n) Filter y(n) 
with error 
v) The rest of the symbols would be self explanatory as 
that shown in figure 6.10 and 6.11. 
y(n) = y' (n) + ~(n) 
b'-l 
y'(n) = L 2-p'k' Yk,(n) 
k'=O 
Substituting for y'(n) from equation (6.77) into equation 
(6.76): 
(6.76) 
(6.77) 
167 
Now from figure 6.11: 
Substituting equation (6.79) into equation (6.78): 
b'-l { } Y(n),., L 2-p 'k' yk,(n) + ~,(n) + ~(n). 
k',.,O 
Again referring to figure 6.11 : 
b"-l 
-p"k" -Yk ' (n) = L 2 Yk',k,,(n) k"=O 
Substituting equation (6.81) into equation (6.80): 
b'-l 
y(n) = L 
k'=O 
From figure 6.11: 
-p'k' 2 {
b"-l "k" L 2-P Yk' k,,(n) k"=O ' 
Substituting equation (6.83) into equation (6.82): 
(6.78) 
(6.79) 
(6.80) 
(6.81) 
+ I;(n) 
(6.82) 
(6.83) 
b'-l 'k' {b"-l "k" ( ) y(n) = L 2-P L 2-P Yk , k,,(n) + ~, k,,(n) k'=O k"=O ' , + ~k' (n)} 
where Yk , ,k,,(n) is the output of the non-recursive part digit 
convolution modules without any limitation on its word lengths 
except that the inputs to these modules are being derived from 
values that have contained errors due to limitations of their 
word lengths prior being input to these modules. 
(6.84) 
+ I;(n) 
168 
Therefore, 
2 
= I A. k" vk ' (n-i) i=O 1., 
Substituting equation (6.85) into equation (6.84): 
b'-l 'k' 
- ~ 2-P yen) = l. 
k'=O 
{
b"-l "k" [ 2 I 2-P I A. k" vk ' (n-i) k"=O i=O 1.', 
Referring to figure 6.10: 
Replacing n for (n-i), therefore, 
VK' (n-i) = Vk ' (n-i) + ~,(n-i) 
Substituting equation (6.88) into equation (6.86): 
b'-l 'k' 
- ~ 2-P yen) = l. 
k'=O 
{
b"-l "k" [2 I 2-P I A. " 
k"=O i=o 1. ,k 
Referring to figure 6.10: 
Vk ' (n) = ~,(n) + Tk , (n) 
Again replacing n for (n-i): 
Vk,(n-i) = ~,(n-i) + Tk,(n-i) 
Substituting equation (6.91) into equation (6.89): 
(6.85) 
(6.86). 
(6.87) 
(6.88) 
(6.90) 
(6.91) 
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b'-l 
y(n) = L 
k'=O 
b"-l 
-p 'k' { -p"k" 2 L 2 
k"=O ( r A. k" i=o 1, [~, (n-i) + r;:, (n-i) 
(6.92) 
Referring to figure 6.10: 
b"-l 
Tk, (n) = L k"=O (6.93) 
(6.94) 
where "rk' ,k,,(n) are the outputs from the first part (recursive) 
digit convolution module without any limitation of word length 
except for the inputs to these modules Vk,(n-i). 
Therefore, 
2 
L Bi ,k" Vk ' (n-i) i=O 
substituting equation (6.95) into equation (6.94) and changing 
the summation variable i to j: 
Tk',k,,(n) = 
2 
L j=O 
Replacing n as (n-i) in equation (6.93): 
b"-l 
Tk, (n-i) = L k"=O 
(6.95) 
(6.96) 
(6.97) 
From equation (6.96) and equation (6.97) and replacing n as (n-i) 
into equation (6.96). 
b"-l 
r;:, (n-i) = L 
k"=O 
(6.98) 
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Substituting equation (6.98) into equation (6.92): 
y(n) b'~l 2-p'k' {b"~l 2-p"k" [ 2 [ = L L L -A. k" lL, (n-i) 
k'=O k"=O i=O~·-1t 
+ (
b"-l "k" L 2-P 
k"=O 
(6.99) 
Expanding out equation (6.99): 
y(n) b'-l 'k' b"-l "k" L 2-P L 2-P 
k'=O k"=O 
2 
L A. k" lL ,(n-i) i=o 1., -1<. 
b'-l 
-p'k' b"-l -p"k" 2 (b"-l "k" 2 
+ L 2 r 2 r A. k" r 2-P r B. k" Vk , (n-i-j) k'=O k"=O i=o ~. k"=O j=O J. J 
b'-l b"-l 2 b"-l ) 
-p'k' 2 -p"k" "k" + r 2 L L A. k" ( r 2-P ek , k,,(n-i) k'=O k"=O i=O ~. k"=O • 
2 b'-l 'k' b"-l "k" 
+ L 2-P L 2-P L A. k" ek , (n-i) i=O ~. k'=O k"=O 
b'-l 'k' b"-l "k" b'':l 'k' 
+ ~ 2-P ~ 2-P ~ -p L L E;k' .k,,(n) + L 2 E;k' (n) + E;(n). 
k' =0 k"=O k' =0 
(6.100) 
From equations (6.79),.(6.81) and (6.83): 
b"-l "k"- [ ) ~ 2-P 
= L Yk, ,k,,(n) + ~',k,,(n) +~, (n) • k"=O (6.101) 
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From equation (6.85) changing the summation variable i to j, and 
from equation (6.101): 
b"-l 
Yk,(n)= L 
k"=O 
-pl'k" 
2 (J A. k" Vk , (n-j) + ~, k,,(n») + ~,(n). J=O J. , 
(6.102) 
Replacing n as (n-i) into equation (6.102): 
b"-l 
Yk, (n-i) = L k"=O 
-p"k" [ 2 _. • • ) • 2 .L A. k" Vk , (n-1.-J) + ~k' k,,(n-1.) + ~k' (n-1.) J=O J, , 
therefore, 
b"-l L 2-p"k" 
k"=O 
2 
L A
J
• ,k" Vk , (n-i-j) j=O 
b"-l 
= Yk,(n-i) - L _pltktl • 2 ~k' ,k" (n-l) - ~k' (n-i) • 
k"=O 
(6.103) 
The second term of equation (6.100) for y(n) can be written after 
changing the order of summation as: 
b'-l 
L 
k'=O 
2-p'k' b"-l L 
k"=O 
Now changing the variable j 
equation (6.100) becomes 
b'-l 
-p'k' b"-l 2-p"ktt L 2 L k'=O k"=O 
2 
L j=O 
for 
2 
L 
i=O 
i 
B. k" J, 
and 
B. k" 1., 
[
b"-l "k" 2 ) L 2-P L A. k" Vk , (n-i-j) • k"=O i=o l, 
i for j, the second term of 
[b"-l "k" 2 
Vk , (n-i-j») L 2-P L A. k" k"=O j=O J, 
From equation (6.103), the second term of equation (6.100) becomes: 
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b'-l 
-p'k' b"-l -p"k" z [Yk' (n-i) 
b"-l 2-p"k" r 2 r 2 r B. k" r ~, k,,(n-i)-~k,(n-i) 
k'=O k'=O i=o 1., k"=O , 
b'-l 2-p'k' b"-l 2-p"k" 2 
= r r r B. k" Yk, (n-i) k'=O k"=O i=o 1., 
b'-l Z-p'k' b"-l -p"k" Z (b"-l "k" ~',k,,(n-i) ) r r 2 r B. k" r z-p 
k'=O k"=O i=o 1., k"=O 
b'-l 
-p'k' b"-l -p"k" Z r 2 r 2 r B. k" ~k' (n-i) 
k'=O k"=O i=O 1., 
Replacing n as (n-i) into equation (6.77): 
b'-l 
y' (n-i) = r 
k'=O 
-p'k' z Yk, (n-i) 
The second term of equation (6.100) can now be written as: 
b"-l 
r 
k"=O 
_p''kll 
2 
2 
r B. k" y' (n-i) 
i=O 1., 
(6.104) 
b'-l r Z-p'k' 
k'=O 
b"-l r Z-p"k" 
k"=O 
z 
r B. k" i=o 1., [
b"-l "k" ) r 2-P ~k' k,,(n-i) 
k"=O ' 
b'-l 
r 
k'=O 
'k' b"-l "k" [Z 2-P r Z-p r 
k"=O i=O 
Bi,k" ~k' (n-i») • 
From equations (6.75) and (6.76): 
y'(n) + ~(n) = y(n) + e(n) 
therefore, 
y'(n) = y(n) + e(n) - ~(n) • \ 
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Replacing n as (n-i) in the above equation, 
therefore, 
y'(n-i) = y(n-i) + e(n-i) - s(n-i) 
but from ideal filter: 
therefore, 
b'-l 
y(n) = L 
k'=O 
-p'k' 2 Yk , (n) 
b'-l 
y(n-i) = L 
k'=O 
-p'k' 2 Yk , (n-i) 
Substituting equation (6.106) into equation (6.105): 
y' (n-i) 
b'-l 
L 
k'=O 
-p'k' 2 Yk,(n-i) + e(n-i) - s(n-i) • 
Now from Chapter 4 for ideal k,th block of D.e.M.'s output: 
b"-l 
Yk , (n) = L k"=O 
2 
L A. k" Vk , (n-i) i=O 1, 
(6.105) 
(6.106) 
(6.107) 
Replacing n as (n-i) and changing i to j in the above equation. 
Therefore, 
b"-l "k" ~ 2-P Yk , (n-i) = L k"=O 
2 
L A
J
• ,k" Vk , (n-i -j) • j=O 
(6.108) 
Substituting equation (6.108) into equation (6.107): 
b'-l 
y' (n-i) = L 
k'=O 
-p'k' 2 
b"-l 
L 
k"=O 
-pltk" 
2 
2 
L A
J
• ,k" Vk , (n-i-j) + e(n-i) - s(n-i) • j=O 
(6.109) 
Substituting equation (6.109) into the second term of equation 
(6.100): 
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The second term of equation (6.100) becomes: 
b"-l 
r 
k"=O 
-p"k" 2 
2 
r B. k" i=O 1, (b't k'=O 
+ e(n-i) - ~(n-i)J 
b'-l 
-p'k' b"-l r 2 r 
k'=O k"=O 
b'-l 
-p'k' b"-l r 2 L 
k'=O k"=O 
-p'k' 2 
2 -p"k" 
2-p"k" 
b"-l "k" ~ -p t. . 2 
2 
r A. k" Vk,(n-i-j) j=O J, k"='O 
2 
'(t -p''k'' . ) L B. k" 2 ~k' ,k,,(n-1) 
i=O 1, k"=O 
2 
L B. k" ~, (n-i) . 
i=o 1, 
Putting back this modified second term of equation (6.100) into 
equation (6.100), we have 
b'-l 
y(n) = L -p'k' 2 
b" -1 r 2-p"k" 2 L Ai ,k" ~,(n-i) 
i=o k'=O k"=O 
b"-l 
-p"k" 2 b'-l 2-p 'k' (b "-1 "k" 
+ L 2 L B. k" r L 2-P 
k"=O i=o 1, k'=O k"=O 
b"-l 2-p"k" 2 + L L B. k" e(n-i) 
k"=O i=o 1, 
b"-l 
"k" L 2-P 
k"=O 
2 
L B. k" i=O 1, ~(n-i) 
2 
Vk , (n-i-j ») r A. k" j=O J, 
b'-l 'k' L 2-P 
k'=O 
b"-l 
L 
k"=O 
-p"k" 2 
2 
LB. k" i=o 1, (
b"-l "k" ) r 2-P ~'k,,(n-i) 
k"=O ' 
b'-l b"-l r 2-p 'k' L 
k'=O k"=O 
2 
r Bi,k" ~k' (n-i) 
i=o 
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b'-l 2-p'k' b"-l 2-p"k" 2 ('Il 2-p"k" 
ek , ,k,,(n-i») + r r r A. k" k'=O k"=O i=o 1., k"=O 
b'-l 
-p'k' b"-l 2-p"kl1 2 + r 2 r r A. k" ek , (n-i) k'=O k"=O i=o 1., 
b'-l 
-p'k' b"-l -p''k'' 
+ r 2 r 2 ~r ,k,,(n) 
k'=O k"=O 
b'-l 2-p'k' + r ~, (n) 
k'=O 
+ I;(n). (6.110) 
As shown in Chapter 4, the first two terms of the right hand 
side ef equation (6.110) is y(n), the ideal output, and since 
yen) - yen) = e(n). 
and changing the bracketed k" to k"', therefore, 
b"-l 
2-p"k" e(n) = r 
k"=O 
b'-l r 2-p 'k' 
k'=O 
b'-l r 2-p 'k' 
k'=O 
b'-l 
+ r 
k'=O 
b'-l 'k' 
+. r 2-P 
k'=O 
2 
r B. k" (e(n-i) - I;(n-i» 
i=o 1., 
b"-l 
r 
k"=O 
b"-l 
r 
k"=O 
b"-l 
r 
k"=O 
b"-l 
r 
k"=O 
-p"k" 2 
_p"k" 2 
2 
r B. k" i=o 1., ( 
b
"-l ) "k PI r 2-P -~, k'" (n-i) 
k"' =0 ' 
2 
r Bi ,k" ~, (n-i) 
i=O 
2 
r A. k" i=O 1, 
-pHk"t ) 
2 ek , ,k'" (n-i) 
2 
r Ai ,k" ek , (n-i) i=O 
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b"-l b'-l 
+ L 
k'=O 
-p'k' 2 L 
k"=O 
-p"k" 
2 ~~, ,k,,(n) 
b'-l 
+ L 2-p 'k' ~,(n) 
k'=O / 
(6.111) 
For simplicity we assume that the results of all the D.e.M.'s 
are exactly stored in the ROM or RAM and that there is no error 
due to finite word length of storage. This is justified if we 
have an L bits wide storage and p'+ p" should be < L. 
Therefore, 
and 
ek , k,,(n) are zeros, , 
~k' ,k" (n) are also zeros, 
so too are their delay sequences. Therefore equation 
simply reduces to: 
b"-l 
-p"k" 2 
e(n) = L 2 L B. k" (e(n-i) - ~(n-i» 
k"=O i=O 1., 
b'-l 2-p 'k' b"-l 2-p"k" 2 L L L B. k" ~k' (n-i) 
k'=O k"=O i=o 1., 
b'-l 2-p 'k' b"-l 2-ptfkt1 
2 
+ L L L A. k" ek, (n-i) k'=O k"=O i=o 1., 
b'-l 2-p'k' + L ~, (n) 
k'=O 
+ ~(n). 
(6.111) 
(6.112) 
Therefore, 
e(n) 
2 
= L b.(e(n-i) 
i=o 1. 
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b'-l- 'k' 
- ~(n-i)) - L 2~ 
k'=O 
2 
L b. 
i=O 1. 
~k' (n-i) 
b'-l 
+ L 
2 b'-l 
r r 2-p 'k' L a. ek , (n-i) + L ~,(n) + ~(n) k'=O i=O 1. k'=O 
Taking the z-transform of the above equation: 
e(z) 2 -1.. b'-l 'k' r r 2~ = L b. z (e(z) - (z)) - L 
i=o 1. k'=O 
2 
L b. 
i=o 1. 
~,(z) -i z 
b'-l 
+ L 
k'=O 
2 
L 
i=O 
b'-l 
ai z-i ~,(z) + L k'=O 2~'k' ~,(z) + ~(z) 
therefore, 
e(z) = _---,,.....=..1__ {- I b. 
f1 _ I b
i 
z -il i=O 1. 
-i 
z 
b'-l 
~(z) + ~(z) + L 
k'=O 
'k' 2-P ~,(z) 
L i=l J 
b'-l L 2-p 'k' 
k'=O 
2 
L b. 
i=O 1. 
~k' (z) -i z + 
Therefore, 
e (z) = ~-l-----'J"!:'-b-i-Z--iJ {~( z) (1 2 - L b. i=l 1. 
b'-l 'k' 
+ L 2-P 
k'=O 
2 
L 
i=o 
-i 
a. z 
1. 
b'-l 
L 
k'=O 
2 
L a. 
i=O 1. 
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Therefore, 2 ~ -i 
.f. ai z b'-l b'-l 
e(z) = ~(z) + r 
k'=O 
-p'k' 
2 ~k'(z) 1.=0 r .~ -ijk'=O 
-p'k' 2 ek , (z) 
Let H(z) 
therefore, 
2 ~ -i f. a. z 
= _.::.i_=O:::....,~1. __ _ 
fl - r b. z -il l i=l 1. J 
- f. b. z 
i=l 1. 
b'-l 
e(z) 
b'-l 
~(z) + r 
k'=O 
-p'k' 
2 ~k' (z) + H(z) r 
k'=O 
(6.113) 
If the word lengths of Vk,(n), Yk,(n) and y(n) all equal t; 
therefore the noise variance of ~k,(n), ek,(n) and ;(n) are all 
2 
equal to ~2 where ~ = 2-(~-1) for roundoff or truncation limitation 
of word lengths. 
Therefore, noise variance of the canonic form recursive 
second order stored logic digit slicing filter is: 
therefore, 
2 
Cl 
e 
Izl=l 
( 
~2 b'-l -2p'k' 
12 + r 2 • 
k'=O 
2-2p'k' 1 + 21Tj 
b'-l 
H(z -1) r 
'k'=O 
b'-l T r 2-2p 'k' H(z) 
k'=O 
Izl=l 
-2p 'k' ~2) dz 
2 'IT z 
(6.114) 
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6.4. EFFECT OF FINITE WORD LENGTH OF PROCESSING IN MICROPROGRAM 
DIGIT SLICING DIGITAL FILTERS. 
Again we shall analyse the noise of second order sections 
of the following forms: 
a) Non-recursive. 
b) Recursive: 
i) Non-canonic Form. 
i) Canoni c Form. 
In Chapter 5, we have laid down the explanation for the 
construction of the filter via microprogram technique. We shall 
limit our consideration on slicing the coefficients only instead 
of both the data and coefficients as in the previous stored logic 
implementations. This is due to the fact that slicing the data 
does not give us additional advantage in microprogram architecture 
as opposed to the stored logic approach where slicing both would 
decrease storage requirements for a fully serial approach. 
6.4.1. Noise Variance for a Second Order Non-recursive Microprogram 
Digit Slicing Digital Filter. 
The difference equation for a second order non-recursive 
filter is: 
2 
y(n) = L 
i=o 
a. x(n-i). 
1. 
Slicing the coefficients only into b" blocks of each p" bits wide: 
a. = 
1. 
b"-l 
L 
k"=O 
_p"k" 
2 A. k" 1., (6.115a) 
where 
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p"-l 
-j (i) A. kll = L 2 A. kIt'. A. kIt • 0 or 1 only 1., j=O 1., ,1 1., ,J 
for kIt 1 to bIt - 1. (6.USb) 
/ 
p"-l 
-j (ii) A. 0 L 2 A. 0 • 1., 1., .J -A i ,0,0 for kIt = o. (6.USc) j=l 
Notice that the slicing of the above two's complement numbers 
are represented slightly different from the previous sections as 
for the stored logic implementation. The sign bit in this case 
has not been grouped with dummy zeros but with the closer least 
significant bits of the number. The following example will clarify 
the above slicing: 
20 -1 -2 -3 222 -4 -S -6 -7 2 2 2 2 
kIt = 0 1 
A. kIt • 1. , ,J =11 1 
0 1 1 1 1 1 
1 0 1 
j = 0 1 2 3 0 1 2 3 
1 
sign bit 
The decimal equivalent of the above binary number (a.) is 
1. 
(_20 + 2-2 + 2-3 + 2-4 + 2-S + 2-7). 
bIt 2 
p" = 4 • 
Using the equations (6.11Sa), (6.1lSb) and (6.11Sc), we have: 
a. 
1. 
-j 
2 A. 0 • 
1., ,J ) 
-p"xO 
- A. 0 0 2 1., , 
b"-l 
+ L 
k"=l 
A. kIt • 
1, ,J 
most 
sIgn I fl cant 
;=p"- 2 
;=p"-3 
k"=O 
-t 
-J.. 
: + }e'O'n} 
"',.. I, 
~ 
fa'n} 
x(n} 
xln-tJ 
xln-2} 
{~'). ek,,(nJ 
· 
;={i'-3 
~ , 
, 
k"=b"-1 leas t 
sign! flcan t 
1-
"\ 
: + ~ e, /f'_1'n} 
'r' I 
+ 
Fig. 6.12. Errors in Coefficient Slicing Microprogram Non-recursive 
Digital Filter. 
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ai [2-
1 x 0 + 2-2 x 1 + 2-3 x 1 _ 1)2-4XO 
a. 
1 
+ 2-4x1 [20 x 1 + 2-1 x 1 + 2-2 x 0 + 2-3 x 1) 
which is the same decimal equivalent of the above two's complement 
binary number. 
Therefore, 
y(n) 
y(n) 
y(n) 
y(n) 
b"-l I 2-p"k" 
k"=O 
2 
I A. k" x(n-i) 
i=O 1, 
2 b"-l 2 I A. 0 x(n-i) + I 
i=O 1, k"=l 
-p"k" 2 I A. k" x(n-i) 
i=o 1, 
2 "-1. I x(n-i) JP I 2-J 
i=O lj=l 
2 
A. 0 • 1, ,] - A } i,O,O 
b"-l 
+ I 
k"=l 
-p"k" 2 I x(n-i) 
i=o 
p"-l 
I j=O 2
- j A. k" • 1, ,] 
~~:l -j 2 2 = 2 I A. 0 . x(n-i) - I Ai,o,o i=o 1, ,J i=o 
~"-l "k" p"-l . 2 
x (n-i)] + I 2-P I 2-J I A. k" . 
k"=l j=O i=o 1, ,] 
X(n-i)] 
Figure 6.12 shows how the result for the non-recursive 
(6.116) 
microprogram digit sliced filter is being accumulated. The first 
term of equation (6.116) represents the processing done by the 
most significant processor for k" = 0; the second term represents 
~Inl J. 1nl 
. 
• 
. 
. 
.......•. -.. -....... ~ ......... -..•...•.• -....... -.. 
---.-- .... ~-.-----------.-------------------.-----. 
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I 
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, 
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, 
-,' 
, 
, 
,.-
, . 
. 
, . 
Fig. 6.13. A Tree Structure for the Accumulation of the Parallel Processors' Results. 
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the result of the lesser significant processing done by b" - 1 
parallel processors. The error sequences e. k,,(n) for j = 1 to J, 
p" - 1 and k" = 0 to b" - 1 originate from the, shifting down of 
the accumulated partial result in each processor after a general 
column processing, i.e. 
2 
L 
i=o 
a. k" . ~, ,J 
x(n-i) • 
The error sequences ek,,(n) for k" = 1 to b" - 1 are due to the 
weighted combinations of the results of the parallel processors 
where multiplications by factors of [2-P")k" are involved. This 
combination is not as straight forward as that drawn in figure 
6.12. An advantage in speed is gained by making use of even 
processors only (k"=O, 2, 4 •••• b"-2) in a step towards accumulation 
of y(n) the actual output of the filter. Figure 6.13 shows how a 
tree like structure can be used for the accumulation of y(n) 
where b" is in powers of two. 
Referring to figure 6.12: 
For k" = 0 
A p"-l 
Y (n) = L 
o . 1 J= 
2 
-j 2 
2 p"-l 
L A. 0 . x(n-i) + L 
i=o 1., .J j=l 
L A. x(n-i) • 
i=O 1.,0,0 
For k" '" 0 
p"-l 
L j=O 
-j 2 
2 
L 
i=O 
A. k" • x(n-i) + 
1, ,J 
p"-l 
L j=l 
(6.117) 
-(j-1) 
2 e. k,,(n) J, 
(6.118) 
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Referring to figure 6.13: 
b"-l k" 
Y (n) = L Yk" (n) (2 -p") k"=O 
+ •••••• 
b" ~ bIt 
- -2 ' -( ,,)2 ( ,,)2 + eb" (n) 2-P + eb" (n) 2" + 
T -1 T +1 
........... 
+ eb"_l (n) (2 -p") b"-2 ) 
[ ( ") 4 (") 8 (") 12 + e2(n) + e6(n) 2-
P + e10(n) 2" + e14 (n) 2-P + •••••••• 
b" 
- -4 
( ") 2 + eb" (n) 2-P + •••••••••• 
--2 2 
_pH 
+ eb"_4 (n) (2 ) 
+ eb" (n) 
T 
therefore, 
b"-l 
y(n) = L Yk,,(n) 
k"=O 
-p"k" 2 
b"-8 ] 
b" 
s=log -2 2 
+ L 
s=O 
q=2s 
b" 
- -8 
( ") 2 + eb" (n) 2" + •••••• 
--4 2 
b"-q 
L 
r=q 
llr=2s +1 
(6.119) 
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Substituting equations (6.117) and (6.118) into equation (6.119): 
p"-l 
yen) = I 
j=l 
-j 2 
2 
I A. 0 . x(n-i) ~, ,J 
P"-l ~ -(j-1) 
+ L " 2 e. o(n) -), 
2 
L A x(n-i) 
i=O 
b" 1 " 1 
- "k"r- . + I 2-P I 2-) 
k"=l j=O 
b" 
s=log -2 2 
+ I 
s=O 
s q=2 
b"-q 
I 
r=q 
IIr=2s+1 
j=l 
2 
I A. k" . x(n-i) i=O 1, ,) 
i=O i,O,O 
"-1 P ~ -(j-1) } 
+ L 2 e. k,,(n) j=l ), 
(6.120) 
If yen) represents the ideal output, and e(n) the overall error 
sequence 
yen) = yen) + e(n). 
From equation (6.120) and equation (6.116): 
e(n) 
p"-l 
L 
b"-l 
2-(j-1) e. (n) + I 
) ,0 k"=l j=l 
b" 
s=10g22 
+ I 
s=O 
q=2s 
b"-q 
L 
r=q 
2s +l IIr= 
-p"k" 2 
p"-l 
L j=l 
-(j-1) 2 e. k,,(n) ) , 
(6.121) 
We assume that all the error sequences are uncorre1ated with 
each other, and that they are also uncorre1ated with the input 
and output sequences of the filter. The power spectrum density 
112 -et-I) 
of each ej,k,,(n) = 12 where 11 = 2 and R. 
bits. The power spectrum density of e (n) 
r 
= no. of limited 
112 
= 12. Therefore, 
the overall noise variance of the second order microprogram non-
recursive digit sliced filter is: 
------------ -- ----- --
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"-1 
0 2 = p~ 2-2(j-1) 
e • 1 J= 
!J.2 
-+ 12 
b"-l 
~ -2p"k" 2 
bIt 
s=log -2 2 
+ ~ 
s=O 
s q=2 
therefore, 
k"=l 
b"-q ( _pIt) 2 (r-q) !J. 2 ~ 2 12 
r=q 
!J.r=2s+1 
p"-l 
~ -2 (j-1) 2 • j=l 
2 [ "-1 2 _ !J. p~ -2(j-1) 
o -- t. 2 
e 12 • 1 J= 
b"-l 
{ 1 + k"~l -2P"k"} 2 + 
bIt 
s=logz 2" 
~ 
8=0 
:~:q (2-p"t(r-
q)] 
q=2s !J.r=2s+1 
(6.122) 
6.4.2. Noise Variance for a Non-canonic Form Second Order Recursive 
Microprogram Digit Slicing Digital Filter. 
The difference equation for a second order non-canonic form 
recursive filter is: 
2 
y(n) = ~ 
i=o 
a. x(n-i) + 
1. 
2 
~ b. y(n-i) 
i=O 1. 
Slicing the coefficients only into bIt blocks of each pIt bits wide: 
a. = 
1. 
b. = 
1. 
where 
(i) 
b"-l 
L 
k"=O 
b"-l 
2-p"k" A. kIt 1., 1 
refer to section 6.4.1 for 1 
detail definition of terms J 
~ 
k"=O 
-p"k" 
2 B. k" 1., 
For kIt = 0: B. 0 = 1., 
j,"-1 
~ j=l 
-j 
2 B·O· - B. 0 0 1. , ,J 1." 
J=P'-3 
x(nJ f(n-I) 
x( n -1 J Yln-2J 
x(n-2J 
"=b"-1 ~ __ -L ______________ ~ ___ ~ 
~ 
J. 
1+ }-e,' O(n) 
'r" , 
-I: 
...................... 
• I 
.. t .. 
,+ ; ... eL,,(n) 
'.... n 
. 
j=P'-3 
}. 
• 
4 
• ,-. 
., ( 
\ + re'fj" 1 nl 
·1" J. -
V 
Fig. 6.14. Errors in Coefficient Slicing Microprogram Non-canonic 
Recursive Digital Filter. 
(H) 
(Hi) 
Therefore: 
2 
y(n) = L 
i=O 
2 
y(n) = L 
i=O 
2 
+ L 
i=O 
For k " 0: 
B. k" . = 0 or 1. , ,J 
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B. k" 
'-, 
p"-l 
=, L 
j=O 
1 only for 
b"-l 
-p"k" 
x(n-i) L 2 A. k" + 
k"=O '-, 
[ fi-
l 
-j 
x(n-i) 2 A. 0 . 
J=l 1., ,] 
[ ftl -j y(n-i) 2 B·O· 
J=l 1. , , J 
-j 
2 B. k" • 1. , , J 
all i, k" and j values. 
2 b"-l 
_p"k" L y(n-i) L 2 B. k" 
i=O ' k"=O '-, " 
Ai,O,o} 
b"-l 
-p"k" p"-l -j 
- + L 2 L 2 A. k" .J k"=l j=O 1, ,J 
b"-l 
_p"k" p"-l 
-j 
- B } + L 2 L 2 B. k" .J i,O,O k"=l j=O 1., ,J 
~~:l -j 2 y(n-i) ) 2 [Ai,O,O x(n-i) y(n) = 2 L [A. 0 • x(n-i) + B. . - L i=o 1., ,J '-,O,J i=o 
+ Bi,O,O y(n-i»)] 
~b"-l ( )k" p"-l ~ -p" ~ + l. 2 l.-k"=l j=O -j 2 2 ' ( L A. k" • i=O '-, ,J x(n-i) + B. k" . 1, ,] y(n-i) )] 
(6.123) 
If we use the same processor to process both the non-recursive and 
recursive parts, the first squared bracketed term of equation (6.123) 
is being processed by the most significant processor k" = 0, and the 
rest of the squared bracketed terms are being processed by the lesser 
significant processors for k" = 1 to b" - 1. Figure 6 .14 will show 
diagramatically how y(n) (the actual output as opposed to y(n) the 
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ideal output) is being accumulated for this second order non-
canonic form implementation. Defining the error sources in a 
similar way as in the previous section 6.4.1 and referring to 
figure 6.14, we have: 
i) For k" " 0: 
p"-l p"-l 
L j=l 
-j 2 I (A. 0 . x(n-i) + B. . yen-i)) i=O 1, ,J 1,0,J + L j=l 2-(j-1) e. O(n) J, 
I [Ai,O,o x(n-i) + Bi,O,O yen-i)) • 
i=O 
ii) For k" '" 0 i.e. k" = 1 to b" - 1 
(6.124) 
p"-l 
" L j=o 
-j 2 
2 
L 
i=o 
(A. k" . x(n-i) + B. k" . yen-i)) ~, ,J ~, ,J 
"-1 P, -(j-l) 
+ L 2 
j=l 
The results from the parallel processors k" = 0 to b" - 1 are 
combined in a similar way as depicted in figure 6.13. 
Therefore, 
b"-l 
yen) L yk,,(n) 
k"=O 
s=log2 
+ L 
s=O 
s q=2 
b" 
2" r=b"-q 
L 
r=q 
2s +l l1r = 
e (n) 
r 
(6.125) 
(6.119) 
Substituting equations (6.124) and (6.125) into equation (6.119): 
p"-l 2 p"-l 
e. k,,(n) J, 
yen) = L j=l 
-j 2 L 
i=o (
A. 0 . x(n-i) + B. 0 . yen-i)) 
1, ,J 1., ,J + L j=l 
2
-(j-1) 
e. O(n) J, 
----------------------------------------------------------------- -
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b"-l 
+ L 
k"=l 
-p"k" 2 -j 2 I ' fA. k" . i=O 1, ,J x(n-i) + B. k" . y(n-i») . 1, ,] 
p"-l 
+ L j=l 
-(j-1) 2 
b" 
} 
s=log2 z: b"-q 
e. k" (n) + L L 
J, 8=0 r=q 
q=2s ' IIr=2s+l 
(6.126) 
If y(n) is the ideal output and e(n) is the ~vera11 total error 
sequence. Therefore, 
y(n) = y(n) + e(n) 
y(n-i) = y(n-i) + e(n-i) 
Substituting this y(n-i) into equation (6.126): 
p"-l 
= L j=l 
-j 2 
2 
L 
i=O (
A. 0 . x(n-i) + B. 0 . y(n-i) + B. . e(n-i») 
1., ,] 1., ,J 1,0,J 
"-1 p ~ -(j-1) 
+ l.. 2 fA. 0 0 x(n-i) + B. 0 0 y(n-i) + B. 0 0 e (n-i: j=l 
b
"-l "k" r"-l 
+ L 2-P L 
k"=l j =0 
-j 2 
"-1 
1" 1" 1" 
2 
L 
i=O 
(A. k" . x(n-i) + B. k" . y(n-i) 
. 1, ,] 1, ,] 
+ B. k" . e(n-i») 
1., ,] 
p~ -(j-1) } 
+ l.. 2 e. k" (n) j=l J, 
bot 
s=log22 
+ L 
s=O 
s q=2 
L e (n) 2-P 1 b"-q (" r-q 
r=q r J 
IIr=2s+1 
y(n) ~"-1 = ~ '=1 -j 2 
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I (A. 0 . x(n-i) + B. . y(n-i») -i=O 1, ,J - 1,O,J 2 I i=O 
+ Bi,O,O y(n-i»)] 
+ fb"t ~"=1 
2 
~ 
i=O 
(A. k" . x(n-i) + B. k" . ~, ,J 1, ,J 
2 2 
~ B. 0 . e(n-i) i=o 1, ,J 
p"-1 
+ ~ j=1 
2-(j-1) e. (n) 
J,O - ~ B. e(n-i) i=O 1,0,0 
b"-1 
-p"k" p"-1 -j 2 
+ ~ 2 ~ 2 ~ B. k" . e(n-i) 
k"=1 j=O i=O 1, ,] 
b" 
b"-1 " 1 1og22 b"-q [ 'r-q ~ 2-p"k" p~- -(j-1) + ~ ~ er(n) 2-P + 2 e. k,,(n) k"=1 j=1 J , s=O r=q 
q=2 s lIr=2s+1 
The first two squared bracketed terms on the RHS of the above 
equation is y(n) (see equation (6.123) and since 
y(n) - y(n) = e(n) . 
Therefore, 
e(n) = [Pt1 2-j r B r B ] j=1 i=o i,O,j - i=o i,O,O 
[
b"-1 
+ ~ 
k"=1 
p"-1 
P"-1 
-p"k" 
2 ~ j=O r B. k" .] i=o 1, ,J 
b"-1 
e(n-i) 
e(n-i) 
+ ~ j=1 2
-(j-1) ~ 
e. O(n) + l. 
J, k"=1 
" 1 2-p"k" p~-
j=1 
-(j-1) 
2 e. k" (n) J, 
b" 
log22 
+ L 
s=O 
s q=2 
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b"-q 
L 
r=q 
llr=2s +l 
Taking the z-transform of the above equation: 
e(z) 
2 
= L b. 
i=o ~ 
b" 
log22 
+ L 
s=O 
q=2s 
-i 
z e(z) 
p"-l 
+ L j=l 
b"-l 
2-(j-l) \" e. O(z) + l. 
J, k"=l 
b"-q r-q 
L er (z) [2-P") 
r=q 
llr=2s+l 
therefore, 
"-1 
1 ~L 2-(j-l) e (z) = ---,,--=---2 11 - L -b. z -il j=l 
L i=l ~ J 
b" 
log22 
+ L 
s=O 
s q=2 
The power density spectrum of each 
b"-l 
e. O(z) + L 
J, k"=l 
and 
2 
e (n) = ~ 
r 12 
where 'll = 2-(t-l) and 
t = the word length of all processors. 
-(j-l) 2 e. k"(z J, 
p"-l 
L j=l 
-(j-l) 
2 e. k"(z) J, 
Assuming that the error sequences are wide sense stationary sequences 
and are uncorrelated with each other, the input and output sequences 
of the filter, we have the overall noise variance of the filter as: 
"-1 
2 1 ! --...:1'-_'1' JP L 2-2 (j-l) • 
°e = 2nj r B(z) B(z ) lj=l 
Izl=l 
b"-l 
L 
k"=l 
-2p"k lt 2 
p"-l 
L j=l 
-2(j-l) 112 
2 • IT 
2 
a 
e 
b" 
10g22 
+' I 
s=O 
q=2s 
b"-q 
I 
r=q 
"'r=2s+1 
",2 [~~:l 2-2(j-l) r (1 =-12 
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b"-l 
+ I 
k"=l 
x 2;j f 1 dz B(z) B(z -1) z 
JzJ=l 
2 
b" 
2-2P"k") 
10g22 :~:q [2-p"r(r-q) ] + I 
s=O 
q=2s "'r=2s +1 
(6.127) 
where, B(z) = 1 - I -i b. z 
6.4.3. 
i=l 1 
Noise Variance for a Canonic Form Second Order Recursive 
Microprogram Digit Slicing Digital Filter. 
A general second order canonic section can be represented as: 
and 
where 
2 
I 
i=O 
yk(n) is output of section. 
yk_l(n) is input of section. 
vk (n) and vk (n-i) , s are the intermediate "s't.a:tes' anel' their "1 
associated delay values. 
a. k's are the non-recursive coefficient values. 
1, 
b. k's are the recursive coefficient values. 
1, 
k denotes the cascade number. 
Slicing the coefficients into b" blocks of each p" bits wide, 
we have: 
where 
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b"-l 2-p"k" 
a. k = L a. k kn 1., k"=O 1., , 
b"-l 
-p"k" b. k = L 2 b. k kIf 1., k"=O 1., , 
(i) For kIf = 1 to b" - 1 
a. k kIf and b. k kIf can take on values of 1, , 1, , 
p"-l p"-l 
J J=O and L j=O 
-j 
2 b. k kIf • respectively. 
1." ,J 
(H) For kIf = 0 
p"-l 
L j=l 
p"-l 
b. = L 
1.,k,O j=l 
-j 
2 a. k 0 • - a. k 0 0 1",J 1", 
-j 
2 b. k 0 . - b. k 0 0 1, "J 1", 
(Hi) a. k kIf • and b. k kIf • are 0 or 1 only. 
1" ,J 1" ,J 
Therefore, 
2 
L i=o 
b"-l 
= L 
k"=O 
and 
vk(n) = Yk-l (n) ± 
= Yk-l(n) ± 
b"-l 
L 
k"=O 
-p"k" 2 
2 
L i=o 
2 b"-l 
L L 2 
i=l k"=O 
-p1lk" 
b"-l Ilk" 2 L ,2-P L k"=O i=l 
b. k kIf ]., , vk (n-i) 
bi,k,k" vk(n-i) . 
~ 
· • • : 
• 
• 
· 
• 
· • t 
k"=O k"=b'~1 
A 
. 
v 
~ 
,J .... 
• .. L" .' (~) 
" , ~K J ,-. ~ I I 
• 
"f 
+ :s .... ~(~) 
. , 
Fig. 6.15. Errors in the Non-recursive Part of a Coefficient Slicing 
Microprogram C~nonic Recursive Digital Filter •. 
k"=o 
j=P"-2 
J=p'-3 
t 
' ..... ~ ... t'k (n) 
"r' ,),0 
y 
k"= 0 to 0'-2 
... . ........ . 
.'-
• + \ ( ) 
, ,-e'N' n 
-, i( 
. ' 
j=p"-3 
A , 
, 
, 
, 
, 
, 
, 
I , 
I 
I 
I 
I , 
, 
I , 
\" 
r rn) 
.--l'--.:k,li'-1 
-p"(b"-1J 
2 
+ "k,b"-/n) 
1. rn) 
r k-1 
L---;L..I;----
v (n) 
Fig. 6.16. Errors in the Recursive Part of a Coefficient Slicing 
Microprogram Canonic Recursive Digital Filter. 
Therefore, 
2 
= I vk(n-i) 
i=o 
b"-l 
-p"klt 
+ L 2 
k"=l 
2 
fPtl 
lj=l 
2-j 
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P"-l 
+ I 2-p "k" 2 I ai,k,k" Vk (n-i) i=o k"=l 
a. k • 
1., ,O,J - a } i,k,O,O 
a. k k" . 1" ,J 
-j 
2 I 
i=O 
a. k 0 . vk(n-i) -
1., , ,J r a. k 0 0 vk(n-) i=o 1., , , J 
+ rb"t 2-p"k" ptl 
~"=l j=O 
2 
I 
i=o 
a. k k" . 1." ,J 
and similarly for vk(n): 
~"-l . = y (n) ± L 2-J k-l .=1 2 I b. k 0 . vk(n-i) i=l 1., , ,J 
(6.128) 
2 J ~"-l "k" p"-l _. 
- lb. k 0 0 vk (n-i) ± L 2 -p I 2 J i=l 1., , , k"=l j=O r b. k k" . vk(n-i)l i=l 1." ,J J 
(6.129) 
Figure 6.15 and figure 6.16 show diagramatically how Yk(n) 
and vk(n) are accumulated in a microprogram implementation 
technique. 
The following is the definition of the various noise sources: 
t_ • k" (n) is the noise sequence due to finite word length 
-'It,J, 
of processor during the computation of the non-recursive 
194 
part. It is due to a shift down at the end of each 
bit slice microsubroutine or-in other words at the end 
of a column processing of the sliced coefficients. 
ek . k,,(n) is similarly another noise sequence due to the . ,J, 
finite word length of processor during the computation 
of the recursive part. It is also due to a shift down 
at the end of each and every bit slice microsubroutine 
(column processing). 
~k k,,(n) is a noise source due to the accumulation of all 
, 
the parallel processors for non-recursive part. 
ek k,,(n) is a noise source due to the accumulation of the , 
parallel processors for recursive part. 
yk(n) = actual filter output. 
Yk(n) = ideal filter output. 
vk(n-i) = actual intermediate data and its delays. 
vk(n-i) = ideal intermediate data and its delays. 
where ~(n) is an overall noise sequence at the output of the 
filter, 
(6.130) 
(6.131) 
and ek(n) is an overall noise sequence at the output of the 
recursive part of the filter (i.e. error during processing 
of the intermediate value). 
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If Yk.k,,(n) is the output from a k" processor. 
Referring to figure 6.15: 
2 "-1 
L 
i=o 
a. k k" • ;k (n-i,) 
1." ,J 
p~ -(j-1) 
+ l.. 2 
, j=l 
for k" '" o. 
For k" = 0 
p"-l 
Yk.O(n) = L j=l 
-j 2 
2 
L 
i=O 
a. k • ;k(n-i) 
1., ,O,J 
'-
p"-l ~ -(j-1) 
+ l.. 2 
j=l 
r_ • k" (n) It,J, 
(6.132) 
(6.133) 
The combination of the results of the parallel processors 
is done in a similar manner as that described in section 6.4.1. 
Referring to figure 6.13 and section 6.4.1. we have: 
b"-l 
yk(n) = L 
k"=O 
k" 
. [ -p") yk.k,,(n) 2 
b" log22 
+ L 
s=O 
s q=2 
b"-q [,,)r-q r~q ~k.r(n) 2-P 
2s +1 llr= 
b" 
s = 0.1.2.3 ••••• log22 
Substituting for the first term of the above equation for 
Yk, .k,,(n) from equations (6.132) and (6.133): 
(6.134) 
2 
L 
i=o 
p"-l 
a. k 0 . ;k(n-i) + L 
1.. • ,J j=l 
2-(j-1) ~ . (n) 
k.J .0 
b" 
log22 
+ L 
s=O 
q=2s 
-j 2 
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2 
L a. k k" . i=o 1" ,] 
"-1 p~ -(j-1) 
+ t. 2 
j=l 
Similarly the accumulation of ~k(n) is as follows: 
Referring to figure 6.16 and figure 6.13: 
b"-l 
= L Tk k,,(n) 
k"=O ' 
b" 
log2 '2 
+ L 
s=O 
bi-
q ~ r(n) [2-p,,)r-q 
r=q , 
• 
Substituting for Tk,k" where 
2 
q=2s 28+1 I1r= 
p"-l 
L b. k k" . vk(n-i) i=l 1." ,] + L j=l 
- (j-l) 2 ek • k,,(n) ,J, 
for k" " 0, and 
2 
p"-l 
= L 
j=l 
-j 2 
2 
L b. k 0 . ~k(n-i) i=l 1, , ,] 
- L b. k 0 0 vk(n-i) i=l 1, , , 
for k" = 0 
• • b"-l 
Ik(n) = Ik O(n) + L 
, k"=1 
(6.135) 
"-1 p ~ -(j-1) 
+ t. 2 
j=1 
(6.136) 
b" 1og22 
+ L 
8=0 
s q=2 
br-q ~ r (n) [2 -p") r-q 
r=q • 
2 s+l I1r= 
(6.137) 
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From figure 6.16: 
. 
vk(n) = Yk_l(n) + Tk(n) 
Substituting for Tk (n) from equations (6'.135), (6.136) and (6.137) 
p"-1 
+ L 
j=1 
-j 2 
2 • 
L b. k 0 • vk(n-i) i=l 1, , ,J 
2 b"-1 
-p"k" 2 
- L b. k 0 0 ~k(n-i) + L i=l 1, , , klf=1 
p"-1 
+ L 
j=1 
-(j-l) 2 
We know tha t: 
therefore, 
• 
b" log22 
ek . k,,(n)} + L ,J, s=O 
s q=2 
and Yk-l(n) = yk_1(n) + ;k_l(n) 
therefore, 
p"-1 
+ L 2-(j-l) 
)=1 
(6.131) 
p"-1 
+ L 
j=1 
-j 2 ~ b. k 0 .(vk(n-i) + a (n-i») 
. 1 1, , .J K 1= 
p"-1 
+ L 
j=1 
-(j-l) ~ [ ) 2 ek . o(n) - L b. k 0 0 vk(n-i) + ek(n-i) ,J, i=1 1, , , 
b"-l "k" 
+ L 2-P 
k"=1 
[P~-1 
lj=o 
-j 2 
p"-1 
..: L 
j=1 
-0-1) 2 
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b" 1og22 
ek . k,,(n)} + L 
,J, s=O -
2 
s q=2 
b"-q (,,)r-q L ek r(n) 2" r=q , 
lIr=2s+l 
~k (n) = tk - 1 (n) p"-1 + L j=1 -j 2 L b. k 0 . vk(n-i) i=l 1, , ,J 
2 b"-1 
- L b. k 0 0 vk(n-i) + L 
i=l 1, , , k":1 
p"-1 2 
-p"k" 2 
p"-1 
L j=O 
-j 2 
2 
L b. k k" . i=l 1" ,] 
p"-1 
+ L 2- j 
j=1 L b. k 0 . ek(n-i) i=l 1, , ,J + L j=l 2
-(j-1) 
ek • O(n) ,J, 
2 b"-1 2 
- L b. k 0 0 ~ (n-i) + L 
i=l 1, " K k"=1 
-j 2 L b. k k" . ~ (n-i) i=l 1" ,] le 
b"-1 
+ L 
k"=1 
P"-1 
-p"k" 
2 L j=1 
-(j-l) 2 
b" 1og22 
ek . k,,(n) + L ,J, s=O 
q=2s 
The squared bracketed term is vk(n). 
From equation (6.131) and (6.138), therefore, 
p"-1 
= ~-l (n) + .I: 
J=1 
-j 2 
2 
L b. k 0 . ek(n-i) i=l 1, , ,J 
2 b"-1 p"-1 
p"-1 
+ L 
j=1 
2 
(6.138) 
2-0-1) ek . O(n) ,J, 
- L b. k 0 0 ek(n-i) + L i=l 1., , , k"=l L j=O 
-j 2 L b. k k" . ek(n-i) i=l 1" ,] 
b"-1 
+ L 
k"=1 
p"-1 
L j=1 
2-(j-l) 
b" 
log22 
ek . k,,(n) + L ,J, s=O 
q=2s 
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Similarly for: 
p"-1 
= I j=l 
p"-l 
+ I 
j=l 
2- 0 -1) ~ . en) - I a (vk{n-i) + ek{n-i») 
"k,l,O i=O i,k,O,O 
-j 2 I a. k k" . (vk{n-i) +, ek{n-i») i=o 1." ,J 
"_1 
PI;' -0-1) 
+ L. 2 } 
-p"k" i;k . k,,{n) 2 
,l , j=1 
b" 10g22 b"-q 
+ I 
5=0 
q=2 5 
Therefore: 
b"-1 
+ L 
k":1 
p"-1 
+ I j=1 
L 
r=q 
.!Ir=25 +1 
-j 2 
2 2 
L a. k 0 • vk{n-i) - L a. k 0 0 vk{n-i) i=O 1., , ,J i=O 1, , , 
" 1 
-p"kll P -
2 I j=O 
2 
-j 2 I a. k k" . Vk en-i)] i=O 1., , ,J 
-j 2 I a. k 0 . ek{n-i) i=o 1., , ,J 
p"-l 
+ L j=1 
2 b"-1 
2- p"k" C~-l 2-j 2 
- I a. k 0 0 ek{n-i) + L i=o 1., , , klt=1 
p"-1 
+ I j=1 
2-{j-1) 
i;k . k,,{n) 
,J. 
b" 
10&22 
+ I 
5=0 
q=2 5 
L. L a. k k" . 
• ':--0 1." ,J J=O • 
b"-q [2-p,,)r-q • i;k r en) L 
r=q 
25+1 .!Ir= 
• 
~(n-i) 
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The squared bracketed term of the above equation is yk(n). 
Therefore: 
p"-l 
~(n) = L 
j=l 
-j 
2 
2 
L 
p"-l 
+ L 
j=l 
2-(j-1) < (n) ~k . 0 ,J, . 
2 
- L 
i=O 
p"-l 
+ L j=l 
-j 2 
i=O 
b" 1 " 1 
+ I 2-p"k" fP{ 
k"=l 1.j =O 
b" log2 "2 
+ L 
s=O 
s q=2 
b"-q 
L 
r=q 
llr=2s+1 
Taking the z-transform of ek(n) we have: 
2 
-j 2 
2 
L 
i=O 
a. k k" • ek(n-i) 
1" ,J 
~(z) = 
p"-l 
f;k_1(z) + L 
j=l 
-j 2 L 
i=l 
b. k 0 . ek(z) 
1, , ,J 
-i 
z 
p"-l 
+ L 
j=l 
2-(j-1) ek • O(z) d, 
~(z) 
2 
- L 
i=l 
b. 0 ek(z) 1,k,O, 
-i 
z + 
p"-l 
b"-l 
L 
k"=l 
-p"k" 2 
p"-l 
L j=O 
-j 2 
b" 1og2 "2 b"-l 
+ L 
k"=l 
L j=l 
-(j-1) 2 ek . k"(z) d, + L s=O 
q=2s 
~ p"-1 -j 2 -i 2 1 - L 2 L b. k . z + L bi,k,O,O j=1 i=l 1, ,O,J i=1 
b"-l " 1 2 z-~ L -p"klf P - -j L b. k k" . 2 L 2 
k"=l j=O i=l 1." ,J 
p"-l 
=. ~k-l (z) + L j=l 
b"-l 
2-(j-i) ~ ek • O(z) + l. ,J, k"=1 
2 
L 
i=l 
b. k k" . e. (z) 
1." ,J it 
-i 
z 
b"-q ()r-q u" L ~ /z) 2-' 
r=q , 
llr=2 s+1 
-i 
z 
p"-l 
L j=l 
b" 
log22" 
+ L 
8=0 
2S +1 q= 
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b"-q 
L 
r=q 
IIr=2S +1 
Similarly taking the z-tran8form for .F;k(n): 
~k(Z) 
F;k (z) 
p"-1 
= L 
j=l 
2 
- L 
i=O 
b"-l 
-j 2 
2 
L 
i=o 
a. k 0 . ek(z) 1., , ,] 
p"-l 
z 
-i p"-l 
+ r· 
j=l 
2-(j-l) F; • (z) 
k,J ,0 
_p"k" 2 
b" log2 2" 
2 
L 
i=O 
b"-q 
-i 
a. k k" • ek(z) Z 
1." ,] 
+ L -p"k" 2 L j=l 
-(j-1) \" 
2 F;k • k"(z) + L L [ _pll)r-q F;k 2 k"=l .J, 8=0 r=q ,r 
q=2 S IIr=2S +1 
2 
-i 2 -i ~~:1 -j = ek (z) 2 L a. k 0 . z L ai,k,O,O Z i=O 1, , ,] i=o 
b"-l 
_p"k" p"-1 • 2 
z-iJ + L 2 L 2-J L a. k k" • 
k"=l j=O i=O 1" ,] 
p"-l • b"-l 
+ L 2-(J-1) L . (Z) + L 
j=l 'k.J ,0 k"=l 
2-plk" p"-1 L j=l 
b" log2 2" 
+ L 
8=0 
S q=2 
b"-q 
L 
r=q [
2 -pll) r-q ~,r 
IIr=28+l 
-(j-1) 
2 ~-. k"(z) it,] , 
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Substituting for ek(z) we have: 
* 
b" log22 
+ I 
s=O 
q=2 s 
[ 
p"-l 
1 - I 
j=l 
-j 2 
b"-l "k" 
'\' 2-P ~,J. ,O(z) + t. 
k"=l 
I _-ek r(z) 2-P" b"-q ()r-
q ] 
r=q , 
lIr=2s+1 
2 
+ I b. k i=l ~, ,0,0 
2 
I b. k 0 . i=l 1, , ,] 
-i 
z 
b"-l " 1 I 2-p"k" PI- -j 2 
2 
k"=l j=O I b. k k" . i=l 1" ,J 
~~:1 -j 2 -i 2 I I -i 2 a. k 0 • z - a z i=o 1., , ,J • 0 i,k,O,O ~= 
b"-l " 1 2 
z-iJ I -p"k
fl P -
-j I + 2 I 2 a. k k" . 
k"=l j=O i=o 1." ,J 
"-1 P '\' -(j-1) 
t. 2 e.. k" 
. 1 K,J, J= 
-i 
z 
p"-l 
'\' -(j-1) b"-l 
L • O(z) + I 11 " p"-l . 2-P k I 2-(J-1)~. ,,(z) + L 2 
j=l 
b" log22 
+ I 
s=O 
s q=2 
'It,], k"=l j=l 'It,J ,k 
b"-q 
I 
r=q 
( 
_p,,)r-q 
~k 2 
,r 
lIr=2s+1 
------------------------------- - - --- -
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The following remarks can be drawn from the z-transform of 
the error function ~k(n) as shown in the previous equation: 
i) In order to minimize the noise variance or error at the 
, 
output of the filter due to finite word length of the 
processor, we should be using higher word length for 
the more significant processors. For k" = 0, the error 
would be large if the variance of e (n) and ~ (n) k,j ,0 It,j,O 
are large, i.e. word length is small. However for 
k" = b"-l (Le. for the least significant processor) 
we can afford to use small word length since the error 
is weighted by (z",,)b"-r. i.e. the noise variance as 
contributed by this processor has been reduced by the 
weighting so as to reduce its effect on the overall 
noise variance. 
ii) For a fixed coefficient word length, Le. p" x b" = L 
= constant, increasing b", and decreasing p" appropriately 
causes the terms 
b" 
logz 2 
and 
L 
s=O 
q=2s 
b" 
logz 2 
L 
s=O 
s q=z 
b"-q r-q 
L ~ /z) fz-p") 
r=q , 
llr=2s+l 
b"-q 
L 
r=q 
llr=Zs+l 
to contribute more noise to the overall noise variance. 
Therefore, speeding up the filtering process via parallel 
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sliced processing causes the signal to noise ratio of 
our filter to deteriorate, assuming that all the parallel 
processors are of equal word lengths. 
e.g. for unslice processing, i.e. bl! = 1, pI! = L 
~(Z) = 
* 
L-l 
F;k_l(Z) + I j=l 
2-(j-l) e . (z) 
k,J ,0 
L-l 2 
1 - I -j I b. k 0 . -i 2 Z + j=l i=l 1., , ,J 
~~~ 2-j 2 -i 2 I a. k 0 . Z I i=o 1., , ,J i=O 
L-l 
-(j-l) 
+ I 2 1;k . O(z) j=l ,J, 
2 
I bi ,k,O,O i=l 
a. k 1, ,0,0 Z-~ 
Z 
The term due to the error as a result of combining the 
-i 
output from the parallel processors has disappeared, and 
therefore we get better noise performance than had we 
sliced the coefficients. 
iii) It is therefore important to choose the word lengths of 
the parallel processors so as to compromise noise with 
our speed performance. As stated in (i) the processors 
should be of higher word length as we progress from the 
lesser significant ones to more significant ones. Apart 
from this, the processor for combining the results of 
these parallel processors, 'outputs should be the more 
Z05 
significant of the two processors, i.e. the one that 
has a word length wider than the other. 
Assuming that the error sources are statistically wide 
sense stationary random sequences and that they are 
uncorre1ated with each other, the input and output sequences, 
we have the cross-power density spectrums among the various 
error sequences equal zero. 
Therefore the overall noise variance of the filter is: 
b"-l 
+ L 
k"=l 
p"-l 
+ L 
j=l 
-2p"k" 
2 
2 
-2(j-1) "'k,o 
2 ---u-
p"-l 
L j=l 
-2(j-1) 2 
b" 
{r-q ] 
log2 '2 b" 
+ L L -q tZp'tr-q) 12 
s=O r=q 
q=2 s llr=Zs+l 
* 2;j f l1t(z) l1t(z-1) dzZ 
Izl=l 
rr-1 p~ -2(j-1) 
+ I.. 2 
j=l 
b" log2 '2 b"-q 
+ L L 
s=O r=q 
,,2 b"-l 
~+ L 
12 k"=l 
2-Zp" (r-q) 
q=2 s llr=Zs+l 
-2p"kll 
2 
2 
"'k. r-q 
12 
p"-1 
L j=l 
2 
-Z(j-1) "'k,k" 
2 12 
(6.139) 
where (i) 0 2 is the noise variance from the previous 
sk-1 
cascade stage. 
Most Significant Least Signifi~ant Noise Variances 
Processor MP(l) Processor MP(2) (Absolute values) 
Word Lengths Word Lengths 
(Bits) (Bits) 
8 8 0.24102092453 
8 10 0.24035749960 
8 12 0.24031603554 
8 14 0.24031344404 
8 16 0.24031328207 
12 8 0.00141530689 
12 10 0.00098295241 
12 12 0.00094148836 * 
12 14 0.00093889685 
12 16 0.00093873488 
12 18 0.00093872476 
12 20 0.00093872413 
12 22 0.00093872409 
TABLE 6.2. Noise Variances of 1 kHz Lowpass 
Butterworth Coefficient Sliced Microprogram 
Digital Filters with Two Different Processors 
Word Lengths Configurations. 
iv) 
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(ii) ~'s are the'quantization error intervals due 
to finite word length of processors. 
~(z) = 
p"-l 
I j=l 
-j 2 
2 
I 
i=O 
-i 
a. k ° . 'z 1, , ,], 
2 
I 
i=O 
-i 
ai,k,O,O z 
b"-l 
-pl'klf p"-l 2-j 2 -i + I I I , 2 z 
k"=l j=O i=O a. k k" • 1" ,J 
p"-l • 2 
1 - I 2-J I j=l 
b"-l 
I 
k"=l 
i=l 
-p"k" 2 
b. k . 
1., ,O,J 
p"-l 
I j=O 
-j 
2 
-i 
z 
2 
I 
i=l 
2 
+ I bi,k,O,O i=l 
-i 
b. k k" • Z 
1" ,J 
-i 
z 
Equation (6.139) can be computed by using a computer program 
as shown in Appendix 6.3. By iteratively evaluating 
equation (6.139) we can predict the noise variance for a 
higher order cascaded and canonic microprogram digit sliced 
digital filters. 
th Table 6.2 shows the predicted noise variances for an 8 
order Butterworth 1 kHz lowpass digital filter with two 
different processors word lengths. 
6.5. CONCLUSION. 
This chapter has laid down the analysis of the mean squared 
errors (noise variances) of the overall error sequences of the 
digit sliced digital filters implemented via stored logic (tab1e-
look-up) or microprogram types of architectures. It is hoped that 
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these noise variances would aid the would be designer to choose 
among the many dependent parameters that effect the filter 
performance in terms of signal to noise'ratio at the output of 
the filter. 
The various formulae arrived at-in this chapter, provide 
the designer with decisions on: 
, '-
(i) The choice of word lengths of processors or storages. 
(ii) The numerous ways of slicing the coefficients and data 
values. 
(iii) The particular forms of structures, i.e. canonic, non-
canonic, direct or non-direct types of higher order 
filters. 
iv) The choice of tapping points for the feedback values in 
case of recursive stored logic digit sliced digital 
filters. 
It has been shown that the stored logic implementation via 
Peled and Liu D9] and Croisier et a1. D7] does not produce an 
optimum structure in terms ,of the noise performance of the filter. 
For a lowpass or highpass characteristic only, it is shown that 
the least noise implementation is via a structure using finite 
word lengths outputs of the blocks of D.C.M.'s as the feedback 
sliced values. The filter output in this case is derived from 
the weighted combination of these finite word lengths outputs of 
the blocks of D.C.M.'s. 
However, for bandpass characteristic, Peled and Liu D9] 
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and Croisier et al. [37J implementation appears to produce 
optimum least noise structure. 
In comparison with unsliced structures, the sliced structures 
are faster in speed but suffer from the degradation of noise 
performance. 
To prove: 
(i) 2;j f 
Izl=l 
(ii) 2;j f 
Izl=l 
APPENDIX 6. 1. 
dz 
B(z)z = ° 
dz 
-1 B(z )z = ° 
where B(z) = (z-a)(z-e), i.e. a second order polynomial. 
a and e are the complex conjugate roots of B(z) inside unit 
circle for stability. 
Proof: 
Let a = a + jb, then e = a - jb • 
From the residue theorem [see ref. 9ij. 
(i) 2;j f 
Izl=l 
dz 
B(z)z = 
1 Summation of residues of ,,;-;~­B(z).z 
at its singu1arities in unit circle. 
= r (residues at z=o, z=a, z=e). 
Therefore 21. f ( )~z e) 1IJ z-a z- z 
Izl=l 
111 
= - + ..,-.::."., + ---
ae (a-e) a (e-a)e 
= .::a,;;--'7-e +..!e,-;;-~a_ 
ae(a-e) 
= O. Q.E.D. 
(ii) 2;j 7 
Izl=l 
dz 
-1 B(z )z 
1 
= 21Tj f 
Izl=l 
dz 
-1 * -1 * (z -~ )(z -8)z 
* where ~ * and 8 are the complex conjugates of ~ and 8 respectively. 
Since a and 8 are complex conjugates of each other for the 
coefficients of polynomial B(z) to be real, we have 
therefore, 
* * a = 8 , e = a 
1 £ dz 
21Tj r B(z-l)z 
Izl=l 
= 2;j f 
Izl=l 
z dz 
(1-8z) (l-az) 
1 1 z 
The poles of (l-ez)(l-~z) are at z = e and z=-a 
These poles are outside the unit circle since z = ~, z = a 
are already inside the unit circle. Therefore there are no 
z poles of (1-8z)(1-az) that are inside the unit circle; 
concluding that: 
2;j f 
Izl=l 
dz 
-1 B(z ).z 
= 0 • 
Q.E.D. 
APPENDIX 6.2. 
-- I 
To prove: <'for stable second order lOl-JIla8S or highpass digital filters" 
2;j f dz -1 B(z)B(z ).z > 1 
Izl=l 
Proof: 
Let B(z) = (z-~)(z-~). 
For stability, the above roots should be inside the unit 
circle. For real coefficients in z of B(z), ~ and ~ will 
have to be complex conjugate pairs. 
Therefore: 
= 
We define: 
(l-az)(l-az) 
2 
z 
* * since a =~, a = a. 
1 F (z) = --=---=--
B(Z)B(z-l).z 
z 
= --(-z--a-;:)""(-z--~""')-';(~l--a""z-;:)""(-=-l--a-z--) 
The poles of F(z) are at z =a, a, 1 1 
a ' B since the poles 
z = a, z 
1 
z = Cl ' 
= ~ lie inside unit circle, therefore the poles 
1 1· . d z = B must ~e outs~ e. 
2;j f F(z)dz = L (residues at z = a, z = a) 
Izl=l 
= ___ --'!a ___ -..-
(a-a)(1-~a)(1-a2) 
+ ____ ~a--­
(~-a)(l-a2)(1-aa) 
2 2 
_ "(I-B) - B(l-a ) 
- 2 2 (a-B)(l-a )( 1-B ~)(l-aB) 
= 2 2 (a-B)(l-a )(l-B )(l-aB) 
a(l+aB) - B(l+aB) 
(1+aB) 
2 2 (l-a )(l-B ) (I-aB) 
1 + aB 
Let a = a + jb, B = a - jb 
2 2 
aB = a + b < 1 since a and B are inside unit circle. 
2 2 2 2 
a + B = 2(a -b ) 
therefore, 
> 1 
Therefore, for 
__ 1__ i F(z)dz > 1 
21Tj 'f 
Izl=1 
we must have 1 - 2(a2_b2) + (a2+b2)2 ~ 1 , 
or 2(a2_b2) ;. (a2+b2)2 
Graph A6.Z below shows the above constraint plus the constraint 
aZ + bZ < 1 for stability reasons. The shaded area shows where our 
poles can lie, i.e. " for lowpass or highpass characteristics 
Z;j f F(z) dz > 1 • 
Izl=l 
.80 
.60 
-.60 
-.80 
Graph A6.Z. The Constraint 
1 for 1 f -1 B(z)B(z ).z ZlIj 
Izl=l 
"'00 
of the Poles of 
1 dz > 1 • 
-1 B(z)B(z ) z 
, 
APPENDIX 6.3. 
MASTI'R TNOISE 
DIll E fl S ION 1\ 0 (1 'll • A 1 (1 5) , A 2 ( 1 5) ,111 (1 5) ; B 2 C 1 5) • DELe 1 5) '; L ( 1 5 ) 
C , A F. 0 C 1 5 ) , A E 1 (1 ~l) • A e 2 (1 5) , BE 1 (1 !i) '; e E 2 (1 5 ) 
C,RIN(32),~(3),3(1) 
INTEGER nl~,CA~RI 
COflPLEX ALP;iA(SO) ,BtTAnl» 
DATA !NPUT/1/,z,!IJT/VdR/1Zf 
17 READCltlPIIT;101) ~TVpF. 
c NyVPE=O END UP ~~nG~I\N 
C N,VPE=O IS E~O ~P PROGRAM 
C N,VPE=1 IS FnR OUTTpR~)~TH FILTe~ 
C NyVPE=2 15 FOR CHEaVCHE~F PILTER 
IF (NTVPF.EQ.O) GO NI 13 
READ(INPlIT;10~) ~,Ia,LH,FC,DELTA 
100 FORMATC3CIQ),2(FO.O» 
CALL BUTTFRCq,PC,ALpHA,BETA) 
WRITECIOUT,103) N,FC 
103 FORMATC1H ,'THI~ Is BUTTER~ORTH FILTER OF ORDER ';12;' CUTOFF ',' 
CIFREnUENCV c l ,F10.?) 
M=,J/2 
CALL COEFF( r;ALI>IIA,llETA;A1 ,I\2,B1 ,!l2,'AO.G) 
WR I lE (lOUT ;203) 
203 FORMftTC1H ,/,' ALPHAS ARE COMPLEX ZERQES ~NO BETAS ARE CO~PLEX " 
C'POLES OF DIGITAL FILT~~I) 
DO 30 1=1,'1 
30 ~RITF(IOUT,200) I,ALP"~(!),[,BETAeI) 
200 FOR:1ATC1H ,'H~lIA(',!1.,')=',Fl0.'?,SX':F10.?,?OX"!lET,H',12,')"', 
CF1Q.7;SX,F10.?) 
URITECIOUT;ZQ4) ~ 
204 FORMar(1H ,I,' ~AI~ COE~~ICIE~T G=':F10.?;", DfiB2,AO,A1,A~, A~E' 
C " SF C T I 0 I, CO E F Ft C I ell TS ' , " 1 CA S cAD E '10 1', 1 5 X, , R 1< 1> ' d 5 X , , fl2 C !l I 
C" 5 X. I A 0 ( I ) , ,15 le • ' A 1 ( I ) , ,15)(, , A2 ( 1 ) , ) 
READ(INPUT,104) GS 
104 FORMAT(FO.G) 
N91T=8 
DO 50 1=1, I 
READCINPUT,104) AEOCI) 
NCOUtJT=O 
IF CA8SCAEQCI»:LT.n.5) GO TO 12 l' AEO(t)=AFOCI)IZ:~ 
Ne QUIlT" N r. 0 J 'IT +1 
IF (AOSCAF)el»:r,E.o.5) GO TO 11 
12 ANUII"AfOCI) 
CA LLB I ~ A R V e DE C • III :J ,,' 1!.J I, NB l T) 
AEO(I)=DEr.2;O •• ~CJJNr 
AE1 (I)=A1 (1).'1:)(1) 
AF2CI)=A7CI)*Ae~(I) 
NCOU'I1=O 
IF CAB S ( R 1 C I 1 ) • I. T • 1 • 0) ,j ,) T) 1 4 
1381cll=81(1)/7..J 
N COUt.! T =" C 0 J,IT + 1 
If CABSCR1(l1).,;T.1.0) ,;1) Tl 13 
14 ANIj:1=S1 (I) 
C ALL B I ~ A R V ( !)" ; . ~ I 'I , ~ 'Cl ,. '18 ! T ) 
B E 1 ( , ) = nE C .Z • J ~ * ~ t: ) 1'1 r 
'B 1 (I ) "91 Cl ) * ~. 1 HI: " 'If' T 
NCOUt.JT=O 
I F (A 8 S (R c C I 1 ) • I, T • , .;) "J T, I 6 
15 B2Cl)=B2(1l/?) 
NCOU!lT=~rOJIT~l 
I F (A B S (R 2 ( n ) . "T • 1. nl .,.) T) 1 5 
16 ANIH1=B2(T) 
CALL B T N A R Y (I') c ~ • ~ { I, \ 1,1 I. III t T 1 
Bf7(T)=DEC.2.J~.~C~lllr 
B? Cl \ = B 2 (J ) .2. ). ,,,I,~ ()' I~" 
50 WR1H(TOIJT,2I)i) T,:11(11.il2(,l·A)(Il.~1<i),~~(!1 
201 FORtHT(1H ,5x .. ;>.dx,r,(1 lo(,F.'l.?» 
WRIT~(IOuT.2n~) ~s 
206 FOIH1~T(1H .1.' ';~=',1'1).7.1.' CA~C<\JE 'iJ 1'''5x.'BE1<Il',15o(,I[!F.~( 
Cl) , , .. 5 X ,'A E u ( I 1 •• 1 3;( ••. \ . 1 ( T I 1 • 1 :, x, • ,: E 2 ( 1 ) • ) 
D051 1=1,1 
C A I. L SIN C; ( I , \ ~,J " A , ~ E "1\, ,: ,) , ~ El, .; r: 2 • " E 1 , 3 E ? ) 
51 W R 1 T ~ Cl 011 T • ~ , 1) I, '3 E" (I ) • 3 E " ( I ) , A E , ( I ) , '.:: 1 ( I ) , A,. 2 ( I ) 
WR rT~ Cl OUT. 2·,11) 
209 FORllAT(111 .1. I .le\1 P'lLE, ,1'1) ZE.~OS A'1E ') 
00571=1.'1 
5 2 W R 1 H" (IOU T • 2·, () ) " ,\ L p ti " " ) • " ,I ETA (j ) 
. G=GS 
C INPUT ~OISE VARI~'ICr ~AR'I~q _T .N~ur or FIRST ~A~CAJE DUE To FI/ITE UJ. 
C LENGTII 01' GS VIA FlilFe ~~G:q~E~ LE1Gi'l OF IN.Jr ~e~TSTER 
9 THIP1=O.O 
VAIlNI)S=1.0/(2.1 ... (2.«(~.i ».1~,J) 
DO 4 1=1.IB 
I, READ(H~puT.1nl) 1.0) 
, 01 FOFH1AT er I}) 
IF (1(11.FJ,I}) Ii'l TJ 11 
THIP2=O .1} 
DO 5 I:.1.la 
5 OEI(1l"1.0/(;:>.)H(2,,(~(1l~11)·12.vl 
Ip::L4/IB 
IP2:::'P~1 
00 2 K=1.I!l 
TK=1.0I<?J-.(l""Z+(K·l I») 
003 J=1.1;.2 
DO 3 t1S~IAl L=1.; ,? 
3 T E" P 1 = T UI P 1 ... ¥ ,; .. ) ~ L ( K \ i 2 . .) •• , J ... ·1 S fh . ~. 2) 
2 CO'JT !fJUE 
IS=AIOG2(r~J'.-;.,,» 
DO 6 1=1.'<; 
IQ=2.Q 1-1) 
JII=2.i, 
Jl=[A-IQ 
DO 7 J=[O.J~.J{ 
7 TrHP?=TEMp2.ne~(I·I~.1)/(2"'.·(IP·~.(J·{I}.') 
6 CONTINUE 
1'-1:3 
DO 8 K=1." 
A(1)=1.0 
AC;»=-BE1 (0 
A(3)=·SE7( <> 
B(1 )::AEOCO 
BO)=AE1 H) 
B(3)=AE2(r) 
CALL SALOS3C~, 1.'.!F.Rol.:, j) 
AlJ~=v 
IF (K. EO.1) A'I ;~J.';<;"r.) 
8 VAII~nS= (VA ~:j'); .1'~ PI. rE 1~2) ~-\ IS .TE P1.T ,,'P" 
\J R IT ~ Cl 0 UT, 21):; I I ,) • L 4 • (, ( I ) • 1 = 1 • 1 j • , 'I ,\, ~ '1 ') ; 
205 fOR'1AT(1~O,'T.12 ~lJ'lilF.ol le R •. 'lCKS oJ'l "Ail,\L •. EI. )1l1r,ESSI)RS :',,3,1. 
C' THF COFFFlFH I·J'I,) LE'iGot! L·l ::10[:;.1.' T"= ?RICtSSORS I'JR., I, 
C'LrNr,TIi ARE=',l';(1:;,?X);I,' rilE THEJRETlCAL PllE .. ICTEn ~lJT)£ " 
C'VAR'A~CF = ',F14.11) 
\.IR I TF C I OIlT, 20?) 
207 FOR r' A. T ( 1 u , I .. 'If "* * * * * * "it .. "". * * -It * It * *' * * *.,. * 'it * * * * * * * * * Jt * *." *."", • * .. * 'it .. , , /1 
GO Tn 9 
10 WRITF(!nIlT,20a) 
208 FORHATC1H ,11/,' T'IIS IS A NE~ RU', FOR A~OT~Eq FILTE~ , 
C.'CH~RACTFRlqrlcq',/) 
GO Tn 17 
18 STOP 
END 
SugROUTINr SI11cl,ALP~A.BETA,AEO,AE1;AE2,8E1,BE~) 
DIflEIoJSION AEon~) ,AE1 (15) ,Af:7.(15) .. lE1 (15) ,flE2 (13) 
COMPLEX ALPI{A(3~),nETACln) 
K=I*;:>·l 
c THF. MOVEf1ENT OF TIiE 7E~ lS CALPIl." S) HAS BEEN TAKErl iNT\) ACCQIINT Tii~ 
C THE FINITE !lORD LE'IGTII ')F AEOO) 
A=BE1(1)/?O 
BC~(SQRTC4.0.C~~F.2CI»-aF.l C,)*IIE1CI»1/2.0 
BETA CK) =Ct1PLX (A:q) 
8FTACK+1'=CONJ)cnETAC') 
RETURN 
ENIl 
SURRoUrlHE SA~Jqq(~,ij'N,IER~,V,IN) 
DIMENSION A(1),nC3).AS(11) 
C CRUDE STABILITY TEST 
IFCA(1) )51.51" 
c 
1 R="(1) 
DO 2 1=1. N 
2 R::R+ACI .. l) 
IFeR) 50.50,3 
3 R=ACn 
Nl=l 
0041=1.11 
Nl,,~~1 
4 R=-R+A(I+1) 
IFCN" 5.5,6 
5 R=-R 
6 H(Rl 50.50,7. 
C ~EGIN MAIN lon~ 
C 
7 AOd Cl ) 
I£RR=1 
V=O.'1 
DO 10 K=1, ~ 
L=I-J+1 ~K 
- l1=L .. 1 
ALrA"A(L 1)/I\C1) 
BfTA=BCl1) 1"(1) 
V=V+BETA~O C~1) 
DO ?n 1=1,~ 
~h'L+?~1 
ASCI'=ACI,,,'HF\ .. ~C'l) 
~O 1l(!I=BCl)-aETA-H 1) 
IFCA~(1)l Sil.5)'lO 
30 DO 40 1=1.L 
40 A(J):AHIJ 
10 COIjTINIIE 
V=V+~(I)**2/.C1) 
V=v/AO 
RETURN 
51 COflTI NUE 
50 I FqR=O 
RETURN 
END 
F un ~ H 
.**. DOCIJ~lENT DATA 
1 
8 2 8 0.1 n.001 
0.1275434 
0,015625 
0,015625 
0,015625 
12,0 
4 
4 
8 
4 
8 
8 
12 
8 
12 
12 
16 
12 
16 
16 
20 
16 
20 
20 
24 
20 
24 
24 
28 
24 
28 
28 
32 
28 
32 
32 
o 
o 
1 
8 2 8 0.7 n.001 
0,4776204 
O,25623!l8 
0,0518626 
0,0368547 
9,7'16973 
4 
4 
8 
4 
8 
8 
12 
8 
12 
12 
16 
12 
16 
16 
20 
16 
20 
20 
24 
20 
24 
24 
28 
24 
28 
28 
32 
28 
32 
32 
o 
o 
1 
8 2 B 0.3 n.001 
0.4776209 
0,6119584 
0,1794293 
0,1051957 
5,3038313 
4-
4 
8 
4 
8 
8 
12 
8 
12 
12 
16 
12 
16 
16 
20 
16 
20 
20 
24 
20 
24 
24 
28 
24 
28 
28 
32 
28 
32 
32 
o 
o 
o 
•• *. 
209 
CHAPTER 7 
SPEED, STORAGE AND HARDWARE CONSIDERATIONS 
7.1. INTRODUCTION. 
This chapter will deal with the firmware requirements and 
speeds of three possible types of hardware structures. 
Section 7.2 deals with the requirements of a MOS microcomputer 
system for a digital filtering process and its speed achievement, 
while section 7.3 and 7.4 are the analysis of speed and storage 
for stored logic and microprogram implementations. 
7.2. SPEED AND HARDWARE/FIRMWARE CONSIDERATIONS FOR A DIGITAL FILTER 
IMPLEMENTED ON A MOS MICROCOMPUTER SYSTEM. 
7.2.1. Speed of MOS Microcomputer Digital Filter Structure. 
Al-Najar [;;6J has implemented the digital filter algorithm 
on F 8 and ,280 MOS microcomputer systems. He has determined 
the maximum sampling speed for various orders of filters. Table 7.1 
and figure 7.1 shows some of the results he has obtained. From 
these results clearly it is impossible to use this type of 
implementation in most signal processing environments. For a 
practical eight order recursive filter, a sampling speed of less 
than 2 kHz is all that can be achieved by this form of architecture. 
For speech application we need at least a sampling frequency of 
8 kHz, if not more. 
7.2.2. Storage/Firmware Requirements. 
From the hardware point of view, it is simple to set up a 
Order of Filter Time to Compute Maximum Sampling 
(n) Output (]JS). Frequency (kHz) 
1 27 37.0 
2 33 30.3 
3 39 . 25.6 
4 45 22.2 
5 51 19.6 
6 57 17.5 
7 63 15.8 
8 69 '. 14.8 
9 75 13.3 
10 81 12.3 
11 87 11.5 
Note: The above values are based on unity coefficient values. Al-Najar [j6] 
stated that the sampling frequencies are much smaller than shown 
above for the general case of non-unity coefficient values. 
TABLE 7.1. Speed of Non-recursive Digital Filter Implemented on 
a MOS microcomputer system. (After Al-Najar ~6]). 
14 
12 
:l'i 
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,.., 
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.. 
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-\? 
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4 n order of 
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Fig. 7.1. Speed of Recursive Digital Filter Implemented on a 
MOS microcomputer system with hardware multiplier. 
(After Al-Naj ar [j6]). 
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microcomputer system with the necessary devices in order to 
perform the digital filtering algoritlim. This simplicity coupled 
with the software availability from the manufacturers proves to 
be an attractive feature in the implementation of digital filters 
with the help of MOS microcomputer systems. However, the main 
stumbling block in this type of system is speed. Although the 
simplicity of firmware suggests that we should use this form of 
implementation; in a majority of digital signal processing 
applications (e.g. speech) we have to avoid this implementation 
altogether because of insufficient speed. A multiprocessor type 
of implementation, though faster, proves to be difficult in design 
and the distribution of tasks among the processors can be very 
involved. [§ee ref. 55J. 
7.3. SPEED AND STORAGE CONSIDERATIONS FOR A DIGITAL FILTER VIA 
THE STORED LOGIC APPROACH. 
Since there are various types of architecture for stored 
logic filters, we shall consider only the fully parallel or fully 
serial forms of architecture. A canonic recursive higher order 
practical filter will be considered based on cascaded basic second 
order sections. 
7.3.1. Speed Consideration. 
For a generalized digit slicing second order section, we 
need one access time of the ROM (tR) plus the accumulation time 
of the ROM's output (t
acc
)' (refer to fig. 5.9). 
If we use many such cascades via a pipeline approach plus 
the pipe lining of the recursive part and non-recursive part of 
Sliced Data 
Blocks 
b' 
1 
1 
1 
1 
1 
2 
2 
2 
2 
2 
4 
4 
4 
4 
4 
8 
8 
8 
8 
8 
16 
16 
16 
16 
16 
Sliced Coefficient Maximum Sampling Maximum Allowable 
-
Blocks Frequency Bandwidth 
b" (MHz) (MIIz) 
-
1 10.00 5.00 
2 7.69 3.85 
4 6.25 3.12 
8 5.26 2.63 
16 4.54 2.27 
1 7.69 3.85 
2 6.25 3.12 
4 5.26 2.63 
8 4.54 2.27 
16 4.00 2.00 
1 6.25 3.12 
2 5.26 2.63 
4 4.54 2.27 
8 4.00 2.00 
16 3.57 1. 78 
1 5.26 2.63 
2 4.54 2.27 
4 4.00 2.00 
8 3.57 1. 78 
16 3.22 1.61 
1 4.54 2.27 
2 4.00 2.00 
4 3.57 1. 78 
8 3.22 1.61 
16 2.94 1.47 
TABLE 7.2a. Speed Estimation of Stored Logic fully 
Parallel Architecture Digital Filter. 
-
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the section, the time for the output to be valid after the 
input = (tR + t )nS. acc Therefore for-this fully parallel approach, 
[' 1000) MII the maximum sampling frequency is t + t z. In practice 
R acc 
the ROM access time can be in the order of 100 nS. or less. The 
accumulation time t depends on the number of blocks b" and b I. 
acc 
The larger b" and b ' the longer will be t since actually the acc 
multi-input adders are made up of many two-input adders arranged 
in a tree-like structure, (for each subsequent stage of a set of 
adders the number of adders is halved). A 1-8 bits word length 
two input adder is assumed in the worst case to have an add time 
of 30 nS. (t). Therefore using these two input adders we need 
a 
t = (log b ' + log2 b")tanS., acc 2 
in order to accumulate the ROM outputs. The maximum possible 
speed of the filter therefore is: 
1000 MIIz. 
100 + (log2 b ' + log2 b").30 
Table 7.2a shows the speed with the possible variation of the 
slicing. 
However, if we use a fully serial approach in order to save 
on hardware, the speed of the filter will not only depend on the 
ROM access time, and the accumulation time of the ROM outputs but 
also on the order of the filter. The recursive part and non-
recursive part of all sections are processed sequentially and 
therefore the time required for the output of the overall filter 
to be valid is: 
+ t ) x 2 x M} nS., 
ace 
liced Data 
Blocks 
b ' 
1 
1 
1 
1 
1 
2 
2 
2 
2 
2 
4 
4 
4 
4 
4 
8 
8 
8 
8 
8 
16 
16 
16 
16 
16 
Sliced Coefficient Maximum Sampling Maximum Allowable 
Blocks Frequency Bandwidth 
b" (kHz) (kHz) 
1 1250.000 625.000 
2 _ 961.250 480.625 
4 781. 250 390.625 
8 657.500 328.750 
16 567.500 283.750 
1 961.250 480.625 
2 781.250 390.625 
4 657.500 328.750 
8 567.500 283.750 
16 500.000 250.000 
1 781.250 390.625 
2 657.500 328.750 
4 567.500 283.750 
8 500.000 250.000 
16 446.250 223.125 
1 657.500 328.750 
2 567.500 283.750 
4 500.000 250.000 
8 446.250 223.125 
16 402.500 201.250 
1 567.500 283.750 
2 500.000 250.000 
4 446.250 223.125 
8 402.500 201.250 
16 367.500 183.750 
TABLE 7.2b. Speed Estimation of Stored Logic fully 
Serial Architecture 8th Order Digital Filter. 
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where M = number of cascades. The ROM access time (tR) and the 
accumulation time (t ) are assumed to be the same as for the 
acc 
previous fully parallel case. Therefore the maximum sampling 
frequency for this fully serial form of architecture is: 
1000 MIIz. 
Table 7.2b shows the speed performance of this fully serial 
approach for M = 4, i.e. an eight order filter. 
7.3.2. Storage Requirements. 
a) A fully parallel approach: 
Referring to figure 5.9, a second order section will need 
(b' x b") sets of recursive ROM and another (b' x b") sets of 
non-recursive ROM. Each set of recursive ROM will have a storage 
2 I 
capacity of 2 p words, and each set of non-recursive ROM will 
3p' have a storage capacity of 2 words. Notice that the storage 
capacity is dependent only on the word length of the sliced data 
and not the sliced coefficients. This is due to the fact that 
the bit patterns of the sliced data are used to address the ROM 
which contains the sliced coefficient values in the form of the 
result of D.C.M. modules. We shall restrict pi the sliced word 
length of the data not to exceed 4 bits since larger than this 
tends to produce an impractical large storage requirement. A 
cascade as shown in figure 5.9 will require ROM storage of 
b I x b" [22P I + 23p ') words. Each word length of this ROM is 
pi + p" bits wide. If we have M cascades for a 2M order filter, 
L' b' p' L" b" p" 
Data Word Sliced Data Word Length Coeff.Word Sliced Coeff. Word Length Storage Required Minimum Storage 
Length Blocks. of Data Length Blocks. of Coeff. (Words) Word Required 
(bi ts) Block. (bi ts) Block. x M (cascade Length (bits) 
(bits) , (bits) number) (bits) xM 
8 8 1 8 8 1 768 2 1,536 
8 4 2 8 8 1 2,560 3 7,680 
8 2 4 8 8 1 69,632 5 348,160 
8 8 1 8 4 2 384 3 1,152 
8 4 2 8 4 2 1,280 4 5,120 
8 2 4 8 4 2 34,816 6 208,896 
8 8 1 8 2 4 192 5 960 
8 4 2 8 2 4 640 6 3,840 
8 2 4 8 2 4 17,408 8 139,264 
8 8 1 8 1 8 96 9 864 
8 4 2 8 1 8 320 10 3,200 
8 2 4 8 1 8 8,704 12 104,448 
16 16 1 16 16 1 3,072 2 6,144 
16 8 2 16 16 1 10,240 3 30,720 
16 4 4 16 16 1 278,528 ' 5 1,392,640 
16 16 1 16 8 2 1,536 3 4,608 
16 8 2 16 8 2 5,120 4 20,480 
16 4 4 16 8 2 139,264 6 835,584 
16 16 1 16 4 4 768 5 3,840 -
16 8 2 16 4 4 2,560 6 15,360 
16 4 4 16 4 4 69,632 8 557,056 
16 16 1 16 2 8 384 9 3,456 
16 8 2 16 2 8 1,280 10 12,800 
16 4 4 16 2 8 34,816 12 417,792 
16 16 1 16 1 16 192 17 3,264 
16 8 2 16 1 16 640 18 11,520 
16 4 4 16 1 16 17,408 20 348,160 
TABLE 7.3a. Storage Requirement of Stored Logic Parallel 
Architecture Digital Filter. 
----- ----------------------------------------------------------
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2 I 3 I 
we need a storage capacity of M x b ' X bIt (2 P + 2 p ) words. 
Table 7.3a shows the storage requirement for such an M cascade 
filter. The storage required is given by the number of columns 
multiplied by the number of cascades in the case of a higher order 
filter. L' in the table refers to the word length of data values 
and L" refers to the word length of coefficient values. Only word 
lengths of 8 or 16 bits are shown in table 7.3a to provide as a 
guide to storage requirement for practical filters. The last 
column, i.e. storage capacity in bits is the column that should 
be used in order to arrive at an estimate of the storage requirement 
for various slicing forms of stored logic architecture. For fixed 
word lengths (L' and L"), notice that in order to minimize storage, 
the value of p' should be chosen as small as possible (preferably 
one) and pIt should be as large as possible (preferably equal to L"). 
Croisier et al. CH], Peled and Liu ()9] have chosen this minimum 
storage architecture (Le. pIt = I, pIt = L") for implementing their 
digit sliced stored logic form of digital filters. However, this 
minimum storage does not produce the fastest filter possible with 
stored logic architecture. Table 7 .2a shows that b ' and bIt should 
be as small as possible in order to get a fast operation. This 
dictates p' should be as large as possible. So too pIt should be 
large. The two design criteria (speed and storage) tend to contradict 
each other, and it is up to the designer to compromise 'between the 
criteria in order to produce the desired filter. Since pIt should 
be as large as possible in order to obtain both fast speed and 
minimum storage, it is advisable not to slice the coefficient at 
all. Only by choosing p' value, i.e. the way of slicing the data, 
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should we compromise between the speed and storage requirement 
of a stored logic digit sliced filter; 
b) A fully serial approach: 
In this type of architecture, the cascade stages are executed 
{or access~in sequential manner, together with each recursive and 
non-recursive part of each stage being serially derived. Since the 
specific values of the coefficient are embedded in the storage, the 
amount of storage required for M cascades, is still M times the 
storage requirement of each cascade. However, the saving in storage 
through this type of fully serial approach is derived from the serial 
execution of the blocks of digit convolution modules for k' = 0 to 
b' - 1. For each block of digit convolution second order canonic 
and recursive modules we need b" sets of ROM storage. (Refer to 
fig. 5.9). The storage required for each recursive and non-recursive 
2 ' 3 ' part is 2 p and 2 p respectively where p' is the sliced data word 
lengths. Therefore the total storage requirement for this form of 
table look-up architecture is M x b" (22P ' + 23P ') words each of 
p' + plO bits wide. As expected this is independent of b' the number 
of blocks of sliced data values. Therefore in order to minimize 
storage, we require to minimize b" with M and p' being fixed. For 
b" = 1, Le. unsliced coefficient, the storage requirement for this 
architecture is minimum. Therefore slicing the coefficient does 
not produce less storage (in words) but in fact increases it. 
Again this suggests not to slice the coefficient. However by 
choosing the smallest value of p' (say one) we can optimize the 
storage requirement as in the previous parallel approach. This 
--
L' b' p' L" b" p" 
Data Word Sliced Data Word Length Coeff.Word Sliced Coeff. Word Length Storage Required Minimum ' Storage 
Length Blocks. of Data Length Blocks. of Coeff. (Words) Word Required (bi ts) Block. (bits) Block. x M (cascade Length (bits) (bits) (bits) number) • (bits) x M 
8 8 1 8 8 1 96 2 192 
8 4 2 8 8 1 640 3 1,920 
8 2 4 8 8 1 34,816 5 174,080 
8 8 1 8 4 2 48 3 144 
8 4 2 8 4 2 320 4 1,280 8 2 4 8 4 2 17 ,408 6 104,448 
8 8 1 8 2 4 24 5 120 
8 4 2 8 2 4 160 6 960 
8 2 4 8 2 4 8,704 8 69,632 8 8 1 8 1 8 12 9 108 8 4 2 8 1 8 80 10 800 8 2 4 8 1 8 4,352 12 52,224 
16 16 1 16 16 1 192 2 384 16 8 2 16 16 1 1,280 3 3,840 16 4 4 16 16 1 69,632 5 348,160 
16 16 1 16 8 2 96 > 3 288 
16 8 2 16 8 2 640 4 2,560 16 4 4 16 8 2 34,816 6 208,896 
16 16 1 16 4 4 48 5 240 
16 8 2 16 4 4 320 6 1,920 16 4 4 16 4 4 17,408 8 139,264 
16 16 1 16 2 8 24 9 216 16 8 2 16 2 8 160 10 1,600 
16 4 4 16 2 8 8,704 12 104,448 
16 16 1 16 1 16 12 17 204 
16 8 2 16 1 16 80 18 1,440 
16 4 4 16 1 16 4,352 20 87,040 
TABLE 7.3b. Storage Requirement of Stored Logic 
I Serial Architecture Digital Filter. 
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confirms the architecture proposed by Croisier et al [37J, Peled 
and Liu [39J independently to require minimum storage. This 
structure is of intensively sliced data and unsliced coefficient 
(Le. p' = 1, b' = L', b" = 1 and p" = L") with the non-canonic 
form being employed as opposed to canonic form suggested in this 
section. Table 7.3b shows the storage requirement for this form 
of canonic,· serial and recursive stored logic 'digit sliced digital 
filter. 
7.3.3. Adder Requirements. 
We have seen in the previous two sections the effect of slicing 
on the speed and storage requirement of a stored logic implemented 
filter. We must not forget that the outputs from the ROM will have 
to be accumulated in order to arrive at the final result of the 
filter. Therefore arithmetic units in the form of adders will have 
to be employed. The number of adders required for the fully parallel 
implementation is certainly much larger than for a fully serial 
implementation. 
7.3.4. Flexibili ty. 
Notice that previously, the stored logic implementations have 
fixed coefficient values being embedded in the ROM's. Therefore 
whenever the filter characteristic needs to be changed, the whole 
sets of ROMTs would have to be reloaded with different contents. 
A more flexible approach is not to embed the specific coefficient 
values but all the possible combinations of coefficient bit patterns. 
Now the ROM can be addressed by both the data and coefficient bit 
2M 
patterns. However this flexible approach in certain cases is 
impractical to implement since it consumes too large a storage 
requirement. The reduction of storage for a practical flexible 
stored logic approach can only be achieved by slicing both the, 
data and coefficients as much as possible preferably in single 
bits and using a fully serial form to implement a practical 
recursive high order filter. In this case, all the second order 
6 
sections together will need a storage capacity of 2 = 64 words, 
and the storage requirement is independent of the order of the 
filter. However, its speed will be the worst possible for a serial 
approach, and the longer the word length coupled with more cascades, 
the slower will the filter become. For a 16 bits word length of 
data and coefficient, and an eight order filter, the maximum 
sampling frequency that can be obtained with this flexible approach 
is 367.5 kHz. (Refer to table 7.2b). 
7.4. MICROPROGRAM HARDWARE STRUCTURES. 
7.4.1. Speed Consideration. 
7.4.1.1. Unsliced Coefficient Microprogram Structures. 
There are many possible ways how the second order sections 
can be realized by a piece of microprogram hardware structure. 
We will first investigate the speed of the microprogram filter 
architecture without slicing the coefficient. 
This type of architecture can be divided as follows: 
a) Pipe lining the cascade sections. 
b). Serial execution of each and every cascade section. 
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c) Combination of pipe lining some of the sections and 
serial execution with some other sections. 
In method (a), we employ parallel microprogram processors 
to compute all the cascade sections. While in method (b), only 
a single processor is made use of in order to execute the cascade 
second order equations in a serial manner. The combination of 
methods (a) and (b) is being employed in method (c) in order to 
execute the second order cascade equations. Further each of these 
methods can be subdivided into three: 
i) Parallel pipeline execution of the non-recursive and 
recursive parts of each and every cascade. 
ii) Serial execution of the non-recursive and recursive parts 
of each and every cascade. 
iii) A combination of both, i.e. parallel execution of the 
non-recursive and recursive parts for some sections and 
serial execution of the non-recursive and recursive parts 
for other sections. 
Clearly, each of these different types of architecture will 
possess different speed; ranging from the fastest speed of pipe lining 
the sections and parallel pipe lining the non-recursive and recursive 
parts of each and every section, to the slowest speed of serial 
execution of every section with serial execution of the recursive 
and non-recursive parts of each and every cascade section. The 
rest of the architectures will fall in the intermediate speed range. 
It should be noted that for visualization of parallel pipe lining 
of the recursive and non-recursive parts, we shall have to employ 
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a pipeline delay at the output of the input summer of each and 
every cascade. The effect of which has clearly been shown in 
Chapter 5, to increase the order of the section by one to a third 
order section. 
Apart from the different types of architecture that will 
influence the speed of the filter, the following parameters will 
also have an influence on the speed of the filters: 
(1) The order of the filter, i.e. the cascade number M. 
(2) The word length that is being used to represent the 
coefficients. 
(3) The actual values of the coefficients. 
(a) Parallel pipe lining the sections. 
(a) (i) Parallel execution of the non-recursive and recursive 
parts of each and every section. 
The time for an output to be computed is given by the time 
we are able to complete computation of a section. In order to 
parallel pipeline the non-recursive and recursive parts, a third 
order section is required. (Refer to figure 5.24). The difference 
equations representing such a third order section are: 
(7.1) 
(7.2) 
(7.3) 
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Where vk(n) is the output of first summer. 
vk(n) is the pipeline delay of,vk(n). 
( ) • h • kth d . Yk- 1 n 1S t e 1nput to a ~asca e sect10n. 
yk(n) is the output of this-kth cascade section. 
Therefore, from equations (7.1) and (7.2) 
Yk-l(n) ± 
Let 3 
i i'+l, vk(n) = Yk-l ± L bi - l k vk(n-i) i=2 , (7.4) 
or 
3 
vk(n) Yk- l ± L bi-l,k vk(n-i+l) . i=2 (7.5) 
Equations (7.3) and (7.5) are executed in parallel and therefore 
the speed of the filter will be dependent on the longer of the two 
execution times. Writing the coefficients in binary two's complement 
values, we have 
L-l 
-j b., k bi-l,k = L 2 b. 1 k . - bi-l,k,o 1 , j=l 1. - , ,J 
L-l 
-j 
a., k = ai - 1,k L 2 a. 1 k • - ai-l,k,O 1 , j=l 1. - , ,J , 
where (i) b. 1 k • and a. 1 k • can take on values of either 1-"J 1-"J 
one or zero. 
(ii) L is the word length of the coefficients. 
From equation (7.5): 
Coeff.Word 
Length 
L(bits) 
4 
8 
12 
16 
20 
24 
28 
32 
No. of 
Micro-
cycles. 
12 
24 
36 
48 
60 
72 
84 
96 
TABLE 7.4. 
350 
300 
~ 
""'250 
~ 
c: 
~200 
.,. 
'" '-
"" 150 
'" c: 
:::; 100 ~ 
., 
50 
Time to Compute Maximum Sampling Maximum Allowable 
Output Frequency Bandwidth 
(nS) (kHz) (kHz) 
3000 333 166.5 
6000 167 84.5 
, 
9000 110 55.0 
12000 83 41.5 
15000 67 33.5 
18000 ( 55 - 27.5 
21000 48 24.0 
24000 42 21.0 
Speed Estimation of Stored-Logic Digital 
Filter with Parallel Pipe lining of the cascade 
sections, the recursive and non-recursive parts. 
, 
o 4 Q 12 16 20 24 28 32 
coefficient word length L bits 
Fig. 7.2. Graph of Speed against Coefficient I~ord Length 
for Stored Logic Fully Parallel Architecture 
Digital Filter. 
From equation (7.3): 
3 {L-1 • 
= L L 2-J 
i=l j =1 
L-1 3 
L L j=l i=l 
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-j 
2 b. 1 k . 1.- , ,] 
3 
-j 2 L 
i=2 
b. l'k • vk (n-i+1) -1.- , ,J 
a'_l k • vk (n-i+1) -1. "J 
3 
L 
i=l 
(7.6) 
(7.7) 
If we assume that for every bit of the coefficient whether it 
is 1 or 0, we need one microcyc1e period (~c) towards the process of 
accumulating the result, we can account for the total number of 
microcyc1e periods in order to accumulate vk(n) and Yk(n). The 
larger of the two microcyc1e times will determine the speed of the 
filter. For accumulation of yk(n) we need (3 x L)~c and for 
accumulation of vk(n) we need (2 x L+1)~c. Since 3L is greater 
than (2L+1) for L > 1, the time it takes to process yk(n) which is 
3L ~c will give us the speed of the filter. 
is say 25OnS., the speed of the filter will 
If a microcyc1e period 
103 
be 3L x 250 MHz. 
Table 7.4 and figure 7.2 show the speed of the filter for different 
word lengths L. 
This is just a rough estimation since the no operation in the 
microprogram due to zero bits in the coefficients has not been 
Coeff.Word No. of Time to Compute Maximum Sampling Maximum Allowable 
Length 
L(bits) 
4 
8 
12 
16 
20 
24 
28 
32 
Micro- Output Frequency Bandwidth 
cycles. (\lS) - (kHz) (kHz) 
21 5.25 190 95.0 
41 10.25 98 49.0 
61 15.25 66 33.0 
81 20.25 49 24.5 
101 25.25 40 20.0 
121 30.25 33 16.5 
141 35.25 28 14.0 
161 40.25 25 12.5 
TABLE 7.5. Speed Estimation of Stored Logic Digital Filter 
20 
175 
.150 
'" :r: 
-'< 
,.,,125 
... 
c: 
CII 
:o10~ 
<:r 
CII 
'-
.... 
<» 75 
c: 
.-~50 
'" co 
25 
\ 
with Parallel Pipe lining of Cascade Sections but 
Serial Execution of Recursive and Non-recursive parts. 
o 4. 8 12 16 20 24 28 j2 
coefficient word length L bJfs 
Fig. 7.3. Graph of.Speed against Coefficient Word Length of 
Stored Logic Filter with Parallel Sections and Serial 
Execution of Recursive and Non-recursive parts. 
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neglected. For practical implementation using efficient coefficient 
coding (e.g. ternary coding G3ee ref. 53J), the speed can be even 
faster. It should be seen that the speed is inversely proportional 
to the word length and the microcycle period. In this form of 
implementation the order of the filter does not effect its speed. 
Therefore for very high order filters this form of hardware structure 
is recommended. The only disadvantage is its 'compl~xity in requiring 
far more components and hence more power and is therefore more 
expensive. It should also be noted that the choice of coefficient 
word length should not be dictated only by speed performance of 
the filter but also how much tolerance can we maintain to the ideal 
response characteristic of the filter. 
(a)(ii) Serial execution of the recursive and non-recursive parts. 
From equations (7.6) and (7.7), the number of microcycles 
taken to compute the non-recursive and recursive parts in a serial 
manner is = 3L + (2L+l) = (5L+l)~c. Table 7.5 and figure 7.3 show 
the effect of the word length of the filter on the speed of the 
filter implemented in this form of architecture, assuming a microcycle 
period ~c = 25OnS. 
(b) Serial execution of each cascade section. 
(b) (i) Parallel execution of the non-recursive and recursive parts. 
The number of microinstructions or microcycles required to 
compute the filter output in this case will be M times more than 
as in (a) (i) above, i.e. equals to (M x 3L) where M is the number 
of sections. The speed of the filter is thus dictated by the order, 
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coefficient word length and the microcycle period of the filter. 
1000 Sampling frequency = ~--~~---­M x 3L x )lC. MHz. 
)lC = period of one microcycle in nano seconds. 
Maximum allowable signal bandwidth 
1000 1000 MHz. = = 2 x M x 3L x )lC 6.M.L.)lc 
Therefore ,-
(b) (ii) Serial execution of the non-recursive and recursive parts. 
The number of microinstructions that are required to compute 
the filter output in this form of architecture, 
= M times as for the case of (a)(ii) 
= M x (5L+1) microinstructions. 
Total time required to compute per sample 
= M(5L+l»)lc. nS. 
Therefore, 
1000 Sampling frequency = :;:M7(5~L~+~1'):-)lc:- MHz. 
. 1000 Maximum allowable bandw1dth = 2M(5L+1»)lc MHz. 
(c) Hybrid combination of pipe lining some of the sections and 
serial execution of other sections. 
There are a wide variety of these forms of architecture. 
Their speed will be in the intermediate range between that of 
, architectures (a) and (b). Their individual speed can be estimated 
via the similar method previously outlined. 
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7.4.1.2. Sliced Coefficient Microprogram Structures. 
The previous section of 7.3.1.1. shows how the speed of the 
filter is dependent on the word length of the coefficients. 
Although the fastest speed can be achieved for the uns1iced 
coefficient structure by using multiprocessors for the parallel 
execution of each and every cascade with parallel execution of 
the recursive and non-recursive part, a furth~~ gain in speed 
can be established by slicing the coefficients as shown in 
Chapter 5. The division of tasks between processors in a 
multiprocessor type of system in order to implement a digital 
filter algorithm can be quite a complicated process so as to 
obtain optimum speed with minimum hardware, i.e. number of 
processors required. [§ee ref. 55J. For simplicity, we shall 
stick to a simple division of tasks among the processors as 
opposed to that proposed by Brafman et a1. Q;5J. The simplest 
method is to slice the coefficient into smaller word length 
values. Based on these smaller word lengths (partial coefficient 
values) we perform the partial digital filtering algorithm. If 
we use parallel processors to compute each and every partial 
digital filter results we can increase the filtering speed. 
The difference equations representing a canonic coefficient 
sliced architecture are given as: (See section 5.4.2.2). 
and 
b"-l 
Yk_1(n) ± L 
k"=O 
2 
L i=o 
-p"k" 
2 
~--------------------------------------------------------- -
(7.8) 
(7.9) 
- ---------------------------------------------------------------
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where, 
(i) vk(n) is the intermediate value. 
(ii) Yk-1(n) is the input to the kth section. 
(Hi) ( ) • h f h kth , . Yk n 1S t e output 0 t e sect1on. 
(iv) b. k k" and a. k k" represent the sl1,' ced coefficient 
1, , 1, , 
values of the kth cascade section. 
(v) b" is the number of blocks of sliced coefficients. 
(vi) p" is the word length per block of the sliced coefficients. 
~ 
As already outlined in section 7.3.1.1., similar forms of 
architecture of handling the cascades, recursive and non-recursive 
parts of each section can be recognised as follows: 
(a) Parallel pipe1ining the cascade sections. 
(a) (i) With parallel execution of the recursive and non-recursive 
parts of each and every section. 
The time required to compute the result is dictated merely 
by the computation for vk(n) or Yk(n) whichever is slower. The 
time to compute vk(n) and yk(n) is determined by the computation 
of their partial results in the parallel processors. 
The number of microinstructions to compute vk(n) is 
(2 x p" + log2 b" + 1). This value is based upon: 
i) It takes 2 x p" microinstructions to compute for 
2 
I b. k k" vk(n-i). Each value of k" represents a 
i=l 1, , 
parallel processor. 
Note: 
Each node represents the output from 
a processor. Each level in the tree 
structure represents parallel 
accumulation. 
b"-1 2 < -p"k=<: . 
<.. 2 <:. bl,k,k" If/n-I} 
k"=O 1=0 
· • 
• 
• 
• 
• 
• 
• 
• 
• 
• 
" , 
Fig. 7.4. A Tree Structure showing how the Partial Results are 
Accumulated to get at the Intermediate Data vk(n). 
No. of Sliced 
Coeff.B1ocks 
b" 
1 
2 
4 
1 
2 
4 
8 
1 
2 
4 
8 
16 
1 
2 
4 
8 
16 
32 
Coeff.Word No. of Maximum Maximum Allowable 
Length Micro- Sampling Bandwidth 
L(bits) instructions Frequency (kHz) 
(kHz) 
4 12 333 166.5 
4 7 571 285.5 
4 5 800 400.0 
8 24 167 83.5 
8 13 308 154.0 
8 8 500 250.0 
8 6 667 333.5 
16 36 111 55.5 
16 25 160 80.0 
16 14 286 143.0 
16 9 444 222.0 
16 7 571 285.5 
32 96 42 21.0 
32 49 82 41.0 
32 26 154 77.0 
32 15 267 133.5 
32 10 400 200.0 
32 8 500 250.0 
TABLE 7.6. Speed Estimation of Sliced Coefficient 
Microprogram Digital Filter. 
(Fully Parallel Architecture). 
---------------------------------------------------------------------------- ---------
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ii) Assuming that bfl is restricted to be in powers of two, 
we have a further log2b
fl microinstruction in order to 
accumulate the outputs from the parallel processors. 
Figure 7.4 represents how the parallel processors' outputs 
are accumulated. 
iii) Lastly we need an extra one microinstruction to accumulate 
Yk_1(n) to the accumulated parallel processors' result. 
Similarly the number of microinstructions to compute for yk(n) is 
(3 x pfl + log2b
fl ). Since 3pfl + logZb
fl ~ 2pfl + 1 + log2b
fl for pfl ~ 1, 
the time it takes to compute for the filter output will be equal 
to (3pfl + log2b
fl )\lc. nS., where \lC = period of each microcyc1e 
in nano seconds. 
The maximum permissible sampling frequency 
1000 
= (3p" + log
Z
b"}JJc. MIIz. 
Therefore, Allowable signal bandwidth 
1000 
2(3p" + log
Z
b fl )\lc. MIIz. 
If L is the word length of unsliced coefficient, pfl bfl L or 
pit = ~II 
Allowable signal bandwidth 
1000 
= -'3;-L-"='::=--- MIIz. 
2(j)IT + log2b
fl )\lc. 
For \lC = 250 nS, table 7.6 and figure 7.5 show how the coefficient 
word 1eqgth L and the way the coefficients are sliced up affects 
---------------------------------------------------------------------------------- --
400 
'" ~ 100 
.~ 
e 
o 1 
L=4 
2 
L=coefficlent Itord length (bIts} 
b''=no of sliced blocks 
L =8 
J 
log If' 
2 
5 
Fig, 7.5. Speed of Sliced Coefficient l1icroprogram Digital 
Filter organized in a fully Parallel Form of 
Architecture. 
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Fig. 7.6. Speed of Sliced Coefficient l1icroprogram Digital Filter 
organized as Parallel Pipeline Cascade Sections with· 
Serial Execution of Recursive and Non-recursive parts. 
No. of Sliced 
Coeff. Blocks 
b" 
1 
2 
4 
1 
2 
4 
8 
1 
2 
4 
8 
16 
1 
2 
4 
8 
16 
32 
Coeff.Word No. of Maximum Maximum Allowable 
Length Micro- Sampling Bandwidth 
L(bits) ins tructions Frequency (kHz) 
(kHz) 
4 20 200.0 100.00 
4 13 307.7 153.85 
4 10 400.0 200.00 
8 41 97.6 48.80 
8 23 173.9 86.95 
8 15 266.7 133.35 
8 12 333.3 166.65 
16 81 49.4 24.70 
16 43 93.0 46.50 
16 25 160.0 80.00 
16 17 235.3 126.65 
16 14 285.7 142.85 
32 161 24.8 12.40 
32 83 48.2 24.10 
32 45 88.9 44.45 
32 27 14.81 74.05 
32 19 21.05 105.25 
32 16 25.00 125.00 
TABLE 7.7. Speed Estimation of Sliced Coefficient 
Microprogram Digital Filter with 
Parallel Cascade Sections and Serial 
Execution of Recursive and Non-recursive 
parts. 
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the filter speed in this most parallel form of architecture. 
(a)(ii) With serial execution of the recursive and non-recursive parts. 
The number of microinstructions required to compute the result 
= (3p" + log2b") + (2p" + 1 + log2b") = Sp" '+ 1 + 2log2b". Therefore 
sampling frequency 
1000 MlIz, (Sp" + 1 + 2log2b")llC. 
where llC = period of microcycle in nano seconds. 
Maximum allowable bandwidth 
1000 
2 (5p" + I + 2Iog2b"»lc. MlIz. 
MlIz. 
For llC = 250 nS, table 7.7 and figure 7.6 show how the word 
length L and no. of blocks b" affect the filter speed performance. 
(b) Serial execution of each cascade section. 
(b) (i) With parallel execution of the recursive and non-recursive parts. 
The number of micro instructions required 
= M times as in (a)(i) above 
where M = number of basic sections. 
Sampling frequency 
1000 
= M(3p" + log2b")llC. MlIz. 
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Therefore, 
Maximum allowable bandwidth 
(b)(ii) 
1000 
= =,-;;-,;F~-;-;n--2M(3p" + 10g2b")\lc. MHz. 
With serial execution of the recursive and non-recursive parts. 
The number of microinstructions required in this case to compute 
the filter result = M(5p" + 1 + 2log2b"). 
Therefore, 
Sampling frequency 
1000 
= M(5p" + 1 + 2log2b")\lc. MHz. 
and Maximum allowable bandwidth 
1000 
= 2M(5p" + 1 + 2log2b")\lc. MHz. 
7.4.2. Hardware Requirements and Considerations. 
As has been said in the previous sections, the use of efficient 
coefficient coding will definitely help to speed up the microprogram 
filter on top of what slicing the coefficient may do to speed up 
the operation. An attempt to speed up the filter performance was 
given by Esteban et al. G;:[I and Peled [aoJ whereby they made use of 
ternary coding to effectively get a maximum number of low logic 
level (0) in the coefficient coding pattern. Since a no operation 
microinstruction is associated with these zeros, these redundant 
microinstructions are neglected thereby reducing the number of 
microinstructions that will be required to compute for the output 
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of the filter. Essentially any form of coding the coefficients 
in order to maximize the occurIanceof logic zeros in the coefficient 
coding pattern will optimize the microprogram filter speed. If we 
were to use such coding in our sliced microprogram digital filter, 
it is clear that certain processors will be quicker to execute its 
digit slice microsubprograms than others. Therefore certain 
processors will be idle while others are busy ~xecuting longer 
microsubprograms. A reduction in hardware in terms of the number 
of parallel processors required can be envisaged here. If we were 
to divide the tasks among the processors based on the criteria that 
the longer digit slice microsubprograms be executed by each single 
processor while the shorter microsubprograms can be grouped together 
so that they can be executed in a serial manner by a single processor, 
some saving in processor hardware can be accomplished. This 
sophisticated division of tasks among the processors does not degrade 
or improve the speed but it will mean a decrease in the number of 
processors required and hence a decrease in hardware cost. However 
the main disadvantage of the form of architecture based on unequal 
division of sets of microsubprograms to be executed among the 
processors in a multiprocessor type of system, is the uniqueness 
of the system for a particular set of coefficient values. Further 
to this, the microprogram slicing and the ~oefficient coding would 
be dependent on each other in order to arrive at an optimum system 
from the point of view of speed and efficient allocation of resources 
(i.e. efficient distribution of tasks among the processors). 
Different coefficient values would require different division of 
microsubprograms among the processor and a different design must be 
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considered. Therefore it would appear that this type of allocation 
of resources lacks flexibility and the design task is more complicated: 
It is therefore best to avoid this form o£ architecture unless a 
single fixed frequency response characteristic filter is required. 
For the determination of the number of processors required 
(i.e. hardware requirement) we shall restrict ourselves to a simpler 
design. This simple design is based on slicing the main filter 
microprogram via coefficient slicing and that two's complement binary 
coding instead of efficient coefficient coding is being used. Refer 
to Chapter 5, section 5.4.2 on sliced microprogram digital filter 
structures. The following are the processor requirements for the 
different forms of architecture: 
(a) Parallel pipe lining the cascade section. 
(a) (i) Parallel pipe lining of the recursive and non-recursive parts 
of each section. 
The number of processors required 
2 x M x b" 
where b" = number of blocks of sliced coefficients. 
M = number of cascades. 
(a)(ii) Serial execution of the non-recursive and recursive parts. 
The number of processors required = M x b". 
(b) Each of the cascaded sections are serially executed. 
(b) (i) Parallel pipelining of the non-recursive and recursive parts. 
The number of processors required = 2 x b". 
Types of Structure. 
a) Pipe lining Cascade. 
'i) Parallel Execution of 
Recursive and Non-
recursive Parts. 
ii) Serial Execution of 
Recursive and Non-
recursive Parts. 
b) Serial Cascade. 
i) Parallel Execution of 
Recursive and Non-
recursive Parts. 
ii) Serial Execution of 
Recursive and Non-
recursive Parts. 
Maximum Sampling 
Frequency (nHz) 
1 
(3p" + log b") \lC 2 
1 
(Sp" + 1 + 2 log2b")\lC 
1 
M(3p" + log b")\lc 2 
1 
p" = word length of sliced coefficient (bits) • 
b" = no. of 
\lC = period 
M = no. of 
L" = p"b" = 
TABLE 7.8. 
blocks of sliced coefficient. 
of a micro cycle in microseconds. 
cascades. 
word length of coefficients (bits). 
Speed and Hardware Requirements of 
Sliced Coefficient Microprogram Digital 
Filter. 
No. of 
Processors 
Required. 
2Mb" 
Mb" 
2b" 
b" 
230 
(b)(U) Serial execution of the non-recursive and recursive parts. 
The number of processors required = b". 
Table 7.8 shows the speed and hardware requirements based on 
the above different forms of architecture'. By specifying such 
parameters like the order of the filter, its coefficient word length, 
the number of sliced blocks, and the period of a microcycle, the 
speed and number of processors required can be determined from the 
formulae given in table 7.8 for the above different types of 
architecture. 
7.5. CONCLUSION. 
The simplest form of hardware for a digital filter is to use 
a single MOS microcomputer system. This is due to the fact that 
software support is available from the manufacturer. However, this 
simple approach suffers from very slow speed (maximum sampling 
frequency of less than 2 kHz for an eight order recursive digital 
filter). A multiprocessor approach for the MOS microcomputer system 
~ee ref. 55J will speed up the filtering but produces a difficulty 
in the distribution of tasks among the multiprocessors. The design 
of this type of multiprocessor tends to be complicated and does 
not provide enough incentive for us to use such an approach. 
The stored logic form of architecture can provide high speed 
but at the expense of a large storage requirement. 
The microprogram approach offers an intermediate speed between 
the above two cases and seems to be much easier to construct (in 
comparison to the stored logic type) with the availability of the 
bit slice microprocessors. The more we slice the coefficient, and 
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use parallel bit slice microprocessors the faster will our filter 
be; this is true even without the employment of special ternary 
code for the coefficients. The maximum sampling frequency of about 
0.8 MHz. can be achieved via a fully microprogram parallel approach. 
This is for a filter of 4 bits wide coefficient word length and a 
microcyc1e period of 250 nS. For anything higher than 1 MHz. sampling 
frequency then a stored logic approach will have to be employed, 
since the microprogram approach is practically incapable of speeds 
much higher than 1 MHz. Current technology used in the newer AM2900 
series has pushed up the speed of this bit slice microprocessor. To 
date the minimum microcyc1e period of the AM2903 (substitute for 
AM290l) is 75 nS. Using this micro cycle, the speed of the microprogram 
filter is 2;50 = 3.33 times faster than that given previously in this 
chapter. No doubt that, as newer and faster bit slice chips come 
on the market, their use will give rise to even faster digit sliced 
microprogram digital filter implementations. 
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CHAPTER 8 
PRACTICAL HARDWARE MICROPROGRAM DIGITAL FILTER 
USING AM2901 BIT SLICE MICROPROCESSORS 
8.1. INTRODUCTION. 
This chapter will give a detailed description of a piece of 
hardware constructed to perform a digital filtering algorithm via 
the microprogram method. Although the design of this practical 
filter is not the only type of architecture possible, its main aim 
is to show how a microprogram digital filter can be constructed. 
, 
From the point of view of speed, we do not claim this filter to be 
optimum but it is possible for any designer to design filters of 
higher performance than this by using arrays of parallel processors 
as outlined in Chapter 5. Since we are constrained to the cost 
effectiveness of this research, we use only two parallel processors 
of sixteen and twelve bits word lengths. This filter is designed 
to an order of eight with a cascaded and canonic type of realization. 
Lower filter orders than this can be realized by the same piece of 
hardware and only need, software modification to the microprogram. 
Higher order implementations than eight will require additional 
hardware and software modification. It is not difficult to add 
extra circuit boards for expansion since the design is modularly 
based. 
Cutoff frequency = 0.1 of sampling frequency. 
For sampling frequency of 10 kHz, the-cutoff frequency is 1 kHz. 
Complex zeros Complex poles 
-1 + jO 0.7257894 - jO.5171843 
-1 + jO 0.7257894 + jO.5171843 
-1 + jO 0.6098624 - jO.3684162 
-1 + jO 0.6098624 + jO.3684162 
-1 + jO 0.5434293 - jO.2193522 
-1 + jO 0.5434293 + jO.2193522 
-1 + jO 0.5131758 - jO.0727377 
-1 + jO 0.5131758 + jO.0727377 
Gain 'G' at input for overall unity gain at zero frequency (D.C) = 0.000024. 
Cascade No. k 
1 
2 
3 
4 
Table 8.1. 
Coefficient values of cascade sections 
b1,k b2,k aO,k a1,k 
1.4515789 -0.7942498 1.0 2.0 
1. 2197249 -0.5076627 1.0 2.0 
1.0868585 -0.3434307 1.0 2.0 
1.0263517 -0.2686402 1.0 2.0 
An Eight Order Butterworth Lowpass 
Digital Filter Characteristic. 
a2,k 
1.0 
1.0 
1.0 
1.0 
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8.2. COEFFICIENT VALUE DERIVATION. 
8.2.1. Frequency Response Design. 
The frequency response design makes ,use of the squared 
magnitude function for the derivation of the poles and zeros of 
the digital filter. Ackroyd [30J has given in detail a set of 
fortran programs for the derivation of these poles and zeros of 
the lowpass filter characteristic required and ultimately the 
coefficients of the cascade sections. By means of various 
subroutines other filter characteristics can be arrived at via 
the frequency transformation formulae. For convenience, some of 
these programs which are used in this research project, are given 
in Appendix 8.1. Using these programs, the coefficients for an 
eight order Butterworth or Chebyshev lowpass filter are derived. 
The subroutine BINARY is used to convert these coefficients to 
binary two's complement values. The binary values are rounded 
off or truncated to eight bits before we can set them on the 
coefficient DIL switches for parallel loading into the coefficient 
shift registers. (For further clarification refer to subsequent 
sections). It should be noted that the coefficients are 
appropriately scaled so as to achieve values between -1 and +1, 
and that overflows are prevented from occurring. [See ref. 35J. 
Table 8.1 shows as an example the poles, zeros and coefficient 
values of a 1 kHz lowpass Butterworth filter as derived by the 
ICL1900 computer programs shown in Appendix 8.1. 
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8.2.2. Cascade Sections Pairing 'and Ordering. 
The fortran program given in Appendix 8.1. for the extraction 
of the cascade coefficients from the poles and zeros of a higher 
order filter does not take into account the pairing of poles and 
zeros. It is a well known fact, [see ref. 35] that for better 
noise performance the poles and zeros should be paired based on 
the criteria that they are closed together. Since Butterworth 
and Chebyshev filters are all pole filters, i.e. their zeros are 
at z = (-1 + jO), the problem of pairing does not arise in their 
cases. Generally the poles and zeros of a higher order filter 
should be paired before the second order cascade sections are 
arrived at. Apart from this, the order in which the cascade 
sections appear should be based on the criteria of optimum noise 
performance of the filter. Interested readers are referred to 
references 81 to 85, and 35. 
8.2.3. Scaling Factor and Overflow Prevention. 
Appendix 8.2 shows the fortran program for the derivation of 
the input scaling factor and scaled non-recursive coefficients, as 
has been theoretically set out by Jackson [35J. These scaled 
values are important in preventing overflows. Although overflows 
can be rectified whenever they occur by saturation [See ref. 6~ 
it tends to produce nonlinearity in the system and therefore if 
possible should be avoided. The hardware constructed is designed 
to handle overflow whenever it occurs. This is to make sure that 
the filter will operate without large limit cycle oscillation 
even if incorrect or no scaling at all is used to prevent overflow. 
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However from experimental simulation (see section 8.6.5) it is 
shown that this design is noisier than if overflow should be 
prevented from occurring via using scaling only. 
8.3. CHOOSING THE SLICED MICROPROGRAM STRUCTURE. 
Chapter 5 has outlined the possible slicing of the microprograms 
to make the filter run faster. The more we slice the microprograms 
and run them in parallel the faster will our filter become. 
However, we choose to slice the microprogram of a second order 
section into two via partitioning or slicing the coefficients. 
This is because we are constrained by economy to use only two 
parallel 16 and 12 bit'processors. Each and everyone of the 
second order microprogram sections are then run sequentially using 
the same two parallel processors. For better speed performance 
we can use pipe lined processors (each of two parallel processors) 
to realize all the cascaded second order sections. 
An eight order recursive filter is given by the difference 
equation: 
8 
yen) = L 
i=O 
a. x(n-i) ± 
1. 
8 
L 
i=l 
b. yen-i) • 
1. 
Putting this equation into cascade form: 
2 2 
Y4(n) = L ai ,4 Y3(n-i) ± L bi ,4 Y4(n-i) i=O i=l 
2 2 
Y3(n) = L ai ,3 Y2(n-i) ± L bi ,3 Y3(n-i) i=O i=l 
(8.1) 
(8.2) 
(8.3) 
where 
2 
1: 
i=O 
2 
r 
i=O 
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2 
r bi ,2 YZ(n-i) i=l 
2 
r b. 1 Y1 (n-i) i=l 1., 
y4(n) = y(n) = output of 8
th 
order filter. (i.e. output 
th 
of 4 cascade). 
Y3(n) = output of 3rd cascade. 
Y2(n) = output of 2nd cascade. 
yl(n) = output of 1st cascade. 
YO(n) = x(n) = input of filter. 
For a general kth second order section we have: 
2 2 
yk(n) = 1: ai,k Yk- l (n-i) ± 1: b. k yk(n-i) . i=O i=l 1., 
(8.4) 
(8.5) 
(8.6) 
This general non-canonic section can be put into a canonic section 
via the following difference equations: 
(8.7) 
and 
(8.8) 
where th vk(n) is the intermediate value of the k canonic section. 
Partitioning or slicing the coefficients into bIt blocks of each pIt 
bits wide 
b"-1 
a. k = r 
1, k"=O 
-p"k" 
2 a. k kIt 1., , (8.9) 
and 
b. k 1., 
where for kit 1 
a. k k" 1., , 
b. k k" 1., , 
and for k" = 
° 
a. k 1., ,0 
b. k 
:L, ,0 
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b"-l 
L 2- pllk" b. k k" 1. , , k"=O 
to b ll - 1, 
p"-l 
2-j L a. k k" . j=O 1." ,J 
p"-l 
-j L 2 b. k k" • j=O 1." ,J 
p"-l 
-j L 2 a. k ° . - a j=l 1, , ,J 
p"-l 
-j 
= L 2 b. k ° . - b j=l 1., , ,] 
(8.10) 
i,k,O,O 
i,k,O,O 
a. k k" • and b. k k" . can take on values of ° and 1 only. 
1." ,J 1" ,J 
Therefore, from equations (8.7) and (8.9) 
b"-l 
L 
k"=O 
2 
L 
i=o 
rt1 = j=l 
-p"k" 2 
2 
L 
i=o 
ai,k,O vk(n-i) + 
2 
b"-l 
-p"k" 2 L 2 L 
k"=l i=o 
2 
-j 2 L a. k ° . vk(n-i) - L 
i=o 1., , ,J i=o 
-p"k" 2 
p"-l 
L j=O 
-j 2 
2 
L 
i=O 
a. k k" . 1." ,J 
ai,k,k" vk (n-i) 
ai,k,O,O vk(n-i)] 
(8.11) 
/ 
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In our hardware structure we use 
b" = 2 
p" = 4 
b"p" = B bits (coefficient word length) 
Fig. B.l shows diagramatically the slicing of the coefficients. 
Substituting these values into equation (B.ll) 
2 
L 
i=O 
a. k 0 • vk(n-i) -]., , ,] 
2 
L 
i=O 
a Vk(n-i)l i ,k,O,O J 
-j 
2 
2 
L 
i=o 
a. k 1 . 1., , ,J 
The first two terms and the last term of the above equation 
(B.12) 
are microprogrammed in parallel. The M-processor is used to execute 
the first squared bracketed term, Le. k" = 0 and the L-processor 
is used to execute the second squared bracketed term, i. e. k" = 1 
in parallel. It should be noticed that the more we slice the 
microprogram into parallel microprograms and execute them by parallel 
processors the faster will the filter speed become. 
From equations (B.B) and (B.lO): 
± [1 b"-l L k"=l 
therefore 
-j 
2 b. k . 
1, ,0,) 
-p"k" 
2 b. k k" 1, , 
-p"k" 2 
p"-l 
.L 
J=O 
-j 
2 b. k k" . ]." ,J 
- bi,k,O,O) Vk(n-i)] (8.13) 
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Fig. 8.2. Block Diagram of Constructed Hardware. 
Substituting for p" = 
vk(n) = Yk-1(n) 
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4 and b" = 2 
± 2-4~t -j 2 2 I b. k 1 . 
i=l 1, , ,J 
2 
I 
i=l 
2 
b. k 0 . vk(n-i) - I 
1, , ,J , i=l 
vk (n-i)] 
bi,k,O,O (8.14) 
The M-processor would execute the microprogram as a result of the 
last squared bracketed terms and the L-processor would execute the 
microprogram due to the first squared bracketed term. These two 
processors are in parallel and at ,the end of these processings, the 
result in the L-processor is shifted down by four bits to be accumulated 
to the result present in the M-processor together with the input Yk_1(n) 
to the cascade section. It is important to note that vk(n) will have 
to be calculated first before the result yk(n) can be determined. 
8.4. PRACTICAL HARDWARE STRUCTURE. 
8.4.1. Block Diagram Outline. 
, 
Before venturing into the detail circuitry of how the microprogram 
digital filter is being constructed, an outline of the structure in 
terms of block diagram treatment would help us in the understanding 
of the detailed explanation that will follow in the subsequent 
sections. Reference is made to figure 8.2 for a brief explanation 
of the filter structure. 
Each set of push-through stack memories comprises three randomly 
addressed twelve bit words. Data is 'pushed through' and randomly 
accessed out of these sets of push-through stacks via the three 
state data bus. Similarly the input and output registers are hooked 
on to this bus. The two sixteen and twelve bits parallel processors 
(being arrays of central processing elements of bit slices) are 
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both attached on to this three state data bus. Data can be 
retrieved for processing and the processed results can be output 
on to this bus by these two parallel processors. 
The running of these processors, input/output registers and 
the sets of push-through stacks is controlled by a collection of 
microinstructions coming from the EPROM controller via the pipeline 
register. The manner in which the data present in the input register 
and the push-through stacks are handled and processed by the Land 
M processors will constitute an algorithm. In our case this 
algorithm is a linear filtering operation of the input data. 
Therefore, although our aim is to design a linear filter, the same 
piece of hardware can be modified for some other algorithm by using 
a different set of microprograms. 
The microprograms with their microsubroutines are stored in 
the EPROM controller. Each microcode in this EPRQM is accessed 
sequentially or randomly via a 'jump to a microsubroutine' microcode. 
The flow of the program (i.e. which microinstruction should follow 
next) is initiated by the microprogram sequencer. The EPROM is 
actually addressed by the output of the microprogram sequencer. 
The microprogram sequencer is capable of furnishing address codes 
to the EPROM via four main sources, 
a) Microprogram Counter (~P.C). 
b) Instruction Register Lines. (I.R.). 
c) Branch· D-Lines. 
d) Stack Files (consist of four words). 
The microprogram counter and stack files are basically register 
and push-pop stores respectively built in the microprogram sequencer. 
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The I.R. and branch D-lines are external sources which the 
sequencer can route through to the address lines of the EPROM. 
At anyone time, i.e. microperiod of the sequencer, only one of 
these four sources are selected. This is done through the input 
I , 'd' ~nes sI an sO' Apart from this the push-pop stack files will 
be controlled by the PUP and FE lines. The microprogram sequencer 
" 
itself is controlled by a field in the microinstruction present 
in the pipeline register and the status outputs from the two 
processors. The ~ lines to the sequencer reset the microprogram 
counter to the second address of the main microprogram and address 
the EPROM for the first word in the main microprogram. 
The external address source via I.R. lines will specify the 
starting address of the basic bit-slice microsubroutines (refer to 
Chapter 5), The function of these basic bit slice microsubroutines 
is to process the data in accordance with the bit pattern of the 
same significant bits of the coefficients (recursive or non-recursive). 
These basic bit slice microsubroutines are called appropriately 
until we have obtained the intermediate result vk(n) or the output 
of a second order section Yk(n). The coefficient registers will 
furnish a new starting address for accessing the appropriate basic 
bit slice microsubroutines after each shift of these registers. 
The mUltiplexor chooses either the recursive or non-recursive basic 
bit slice microsubroutines. This multiplexor and the shifting of 
the coefficient registers are controlled by part of the microcode 
(microinstruction). 
The other external address source is known as the branch D-lines. 
These lines constitute a three-state address bus. Three four bits 
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three-state output buffers are attached on to this bus. Each 
buffer will contain a fixed address (hardwire fixed) which denotes 
the starting address of one of the following three microsubroutines: 
i) The cascade section microsubroutine. 
ii) Two types of overflow action microsubroutines. 
Only one of these buffers are enabled at anyone time. These 
buffers are enabled or controlled from the status lines of the two 
processors except the buffer containing the starting address of the 
cascade section microsubroutine. This buffer is enabled via the 
microcode itself derived from the pipeline register. 
8.4.2. Functional, Circuit and System Description. 
The overall system is broken up into the following sub-systems: 
a) Push-through stacks. 
b) The recursive coefficient registers. 
c) The non-recursive coefficient registers. 
d) Three-state buffers for storing the starting addresses 
of the following microsubroutines: 
i) Overflow action microsubroutines. 
ii) The second order cascade microsubroutine. 
e) The M-processor. 
f) The L-processor. 
g) The sequence controller. 
h) The EPROM controller and its pipeline registers 
i) The input and output registers plus other logic sub-systems. 
j) The ADC and DAC. 
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The actual hardware consists of seven high density dual-in-line 
5U vero boards which are named as follows: 
i) Board 1, 
consists of the push-through-stacks for all the four 
cascades second order sections plus the input and output 
registers. 
ii) Board 2A. 
The M-processor plus part of the EPROM controller and its 
associated pipeline registers are contained on this board. 
iii) Board 2B, 
contains the L-processor plus part of the EPROM controller 
and its associated pipeline registers. The system clock 
chip is also on this board. 
iv) Board 3A, 
contains the recursive coefficient registers. 
v) Board 3B, 
contains the non-recursive coefficient registers. 
vi) Board 4, 
contains the sequencer, multiplexor for recursive or 
non-recursive choice, and the three state buffers for 
storing the starting addresses of the microsubroutines 
for saturating overflows and processing the second order 
cascade section. 
vii) Board 5. 
This board consists of DAC convertor, hardware for the 
simulated input of sine waves and impulse function, and 
the analogue reconstruction lowpass filter. For practical 
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application, ADC convertor and sample-and-hold device 
can be accommodated on this board. 
a) The push-through stacks. 
These are used to store the intermediate values and its delayed 
values for the cascaded basic second order sections. There are 
actually four sets of push-through stacks. Each set being associated 
with a basic second order canonic recursive digital filter section. 
The four sets give us the possibility of implementing up to an 
eight order recursive digital filter. Each set of push-through 
stacks is composed of nine AM29l8 or SN74388 three state output 
registers with totem pole outputs. Figure 8.3 shows how the registers 
are connected up to achieve the function of a push-through stack. 
Three AM29l8'sare connected up in parallel so as to obtain twelve 
bit registers. The totem pole outputs from the three parallel AM29l8's 
are connected to the input of another three parallel AM29l8's, so 
too are the totem pole output from these AM29l8's connected to the 
inputs of the last three parallel AM29l8's. The twelve bits three 
state output from these three three-parallel AM29l8's are linked 
together to form the 12 bit three state data bus. The clock CP pins 
of all the nine AM29l8 chips are connected together so as to load 
new data into the top register and simultaneously pushing all the 
previously stored data to the next lower register on the positive 
transition of the clock CP. Each three parallel AM29l8's are 
associated with a single three state output control enable DE. 
The DE pins of the three chips that form a 12 bit register are 
commoned. The three 12 bit registers can be each individually 
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selected by this three state output control enable DE. The 
signals Cl' C2, C3 and C4 are used to select the first, second, 
third or fourth push-through cascade stack sets respectively. 
Hence these signals have to be ored with signal El' E2 , E3 and E6 
which are associated with enabling the three state output of the 
top register, second and bottom register and pushing data through 
in synchronism with the system clock. Note only one of the 3 x 4, 
12 bits three state output registers are enabled at anyone time 
through the appropriate selection of the signals Cl' C2 , C3 , C4, El' 
E2 and E3• The push-through operation is associated with one of 
the four sets of push-through stacks via the signals Cl' C2 , C3, C4, 
E6 and system clock. 
It is important to be able to clear all the delays (push-through 
stack) before the commencement of a filtering operation. Since the 
AM291S's (registers) that make up the push-through stack for the 
storage of the delay values do not have clear facilities, some form 
of clearing these registers must be provided. This can be done by 
ANDING the three state data bus to the stacks with a control signal 
from a reset switch. Whenever we want to reset the stacks, we set 
the reset switch to reset in order for a low level logic to be applied 
to the AND gates as shown in figure S.4a. The start/stop switch is 
set to start and the fast/single switch to fast. This will execute 
the filtering algorithm and irrespective of the current contents of 
the coefficient registers, or push-through stack memories, these 
stack memories will be effectively cleared. In order to run the 
filter, set the reset/run switch to run, start/stop switch to start 
and fast/single switch to either position for selection of fast clock 
or single step processing. 
"cc=5v(runJ 
• gnd(r eset) 
to three state data bus to three state data bus 
j (12 bits) ~ 
l.-J .1-.l ,L-I ,L-I .l--' '-1 
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However this method of resetting the stacks required 12 quadruple 
2-input AND gates. A much better method is to gate the output of 
the recursive coefficient shift registers and the input to the x-
registers to v = 5 volts or ground. This will need only four 
cc 
quadruple 2-input AND gates. Figure 8.4b. shows this actual resetting 
facility used. 
b) The recursive coefficient registers. 
These are made of parallel load and parallel/serial out shift 
registers. The chips SN74LS95 are used for this function of storing 
the recursive coefficients. Each eight bits coefficient is stored 
in two SN74LS95 chips. The inputs of these registers are connected 
to the eight single pole single throw terminals on the D.I.L. switch. 
The eight bits two's complement binary value of each of the recursive 
coefficients are set via these D.I.L. switches. This gives uS the 
versatility of changing the filter frequency response instead of 
reprogramming the EPROM or RAM as suggested by Woodward [54] and 
Esteban et al. [53J. 
Figure 8.5 shows how the registers are made up to store the 
recursive coefficients. The registers are organised in four sets. 
Each set comprises of four SN74LS95 and two DIL switches for the 
th two recursive coefficient values b1,k and b2,k of a general k 
second order canonic basic section. Four bits registers (SN74LS95) 
are used because the coefficients are sliced into two, each part 
of four bits in length for parallel processing by the two parallel 
AM2901's. 
Slicing b1,k and b2,k into two blocks of four bits wide per 
block, 
Cascade Number Recursive Coeff. 
-
Sliced Recursive Coeff. 
k b1 ,k b2 k b b b b , 1,k,0 1,k,1 2,k,0 2,k,1 
1 b1 ,1 b2 1 b b b b , 1,1,0 1,1,1 2,1,0 2,1,1 
2 b1 ,Z b2 Z b b b b , 1,2,0 1,2,1 2,2,0 2,Z,1 
3 b1,3 b2 3 b b b b , 1,3,0 1,3,1 2,3,0 2,3,1 
4 b1,4 bZ 4 b b b b , 1,4,0 1,4,1 2,4,0 2,4,1 
Table S.2a. Slicing of Recursive Coefficient Values. 
Cascade Number Non-Recursive Coeff. Sliced Non-Recursive Coeff. 
k aO,l a1,k a2 k a a a a a a , O,k,O O,k,l 1,k,0 1,k,l Z,k,O 2,k,1 
1 aO,l a1 1 aZ,l a a a a a a , 0,1,0 0,1,1 1,1,0 1,1,1 2,1,0 2,1,1 
Z aO 2 a1 Z aZ 2 a a a a a a , , , O,Z,O 0,2,1 1,2,0 1,Z,1 Z,2,0 2,2,1 
3 aO,3 a1,3 a2 ,3 a 0,3,0 a 0,3,1 a 1,3,0 a 1,3,1 a 2,3,0 a 2,3,1 
4 aO 4 a1,4 a2 4 a a a a a a , , 0,4,0 0,4,1 1,4,0 1,4,1 2,4,0 2,4,1 
, 
Table 8.2b. Slicing of Non-Recursive Coefficient Values. 
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b. k ~, 
1 
L 
k"=O 
-4k" 
2 b. k k" ~, , 
where i = 1 or 2 
k is the cascade number, 
b. k being eight bits wide coefficient value, 
1., 3 
~ -j ~ 2 b. k 0 . - b. j=l ~, "J ~,k,O,O 
3 ~ -j b = l 2 b. k 1 • i,k,l j=O ~, , ,J 
b. k k" • = 0 or 1 (being binary digit). 
1" ,J 
For an eight order digital filter we have the break up of the 
recursive coefficients as shown in table S.2a. 
c) The non-recursive coefficient registers. 
These are similarly organised as the recursive coefficient 
registers except that they are made up of an extra two four bits 
registers SN74LS95 for each cascade. Each cascade contains three 
coefficient values instead of two as in the recursive coefficient 
registers. For a general second order cascade the coefficients 
can be represented by aO,k' al,k' a2,k. These are sliced into 
blocks each of four bits in length as shown in table S.2b. The 
split up coefficients are used to parallel process the values 
contained in the push-through stacks and the input register in 
order to obtain the output of the digital filter. 
d) Three state buffers for storing starting addresses of 
microsubroutines. 
There are three of these types of buffers. The three starting 
addresses 
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addresses of negative overflow saturation, positive overflow 
saturation and the second order cascade microsubroutines are stored 
in these buffers. These addresses are fixed in the memory map of 
the EPROM controller. For a detailed memory map of the EPROM 
controller, see figure 8.6. 
The overflow saturation buffers are selected based on the 
signal OV from the EPROM controller, the overflow of the result as 
denoted by signal M'ov and the most significant bit of the result 
MFlS • The M'ov signal is high (logic 1) whenever the five most 
significant bits of the M-processor three state outputs are 
dissimilar. The positive saturation overflow buffer will be 
selected if OV = 1, M'ov = 1 and MFlS = 1, whereas the negative 
saturation overflow buffer will be selected if OV = 1, M'ov = 1 
and MFlS = o. Figure 8.7 shows the logic behind the buffer selection. 
e) The M-processor. 
This processor consists of four 4-bit-slice AM290l's giving 
a processor word length of 16 bits. Its main function is to compute 
the most significant processing of the digital filtering algorithm 
based on the four most significant bits of the coefficient values. 
Apart from this, it is used to combine its result with the weighted 
result from the L-processor in order to arrive at the output of 
the cascade sections and their intermediate delayed values v(n-i)'s. 
It also processes the overflow results in order to saturate them. 
Figure 8.8 shows diagramatically how the M-processor is organised. 
Notice that only twelve bits of 16 bits processor are hooked onto 
the data bus. It is organised in such a way that no partial overflow 
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occurs (see section 8.4.5) except at the end of the processing 
before storage of the computed values. The data bus is monitored 
by LED displays as shown in figure 8.8. 
f) The L-processor. 
This processor is used to compute the least significant partial 
results. Its organisation is similar to M-processor ,except that it 
uses three 4-bit-s1ices making a word length of twelve bits. Figure 
8.9 shows how the L-processor is organised as a 12-bit processor. 
The shift down of the D-inputs by three bits ensures that the L-
processor can never overflow (see section 8.4.5). The shift down 
is also as a result of the L-processor being the least significant 
of the two processors. The result of the L-processor needs a 
further shift down in order to achieve a division by 24 before being 
combined with the result in the M-processor. 
g) The sequence controller. 
This is used to address the EPROM controller. For a 1KWord 
of EPROM we need three 4-bits AM2909 sequencer. Three AM2909 
12 
would allow us to address 2 words (4 KWord) of memory controller. 
Through the address multip1exor, the memory controller can be 
addressed via four sources. These four sources are: 
1) Instruction register. 
2) Direct inputs. 
3) Stack file. 
4) Microprogram counter. 
The instruction register of AM2909 is effectively loaded with 
the coefficient b~t patterns to point to the bit or digit slice 
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microsubroutines. The direct inputs supply the AM2909 with the 
starting addresses of the cascade and overflow microsubroutines. 
The zero input of the AM2909 is used to point to the starting 
address of the main microprogram. The microprogram counter points 
to the next microinstruction of a microroutine. With four words 
of stack file the saving of the linkage addresses during jumps to 
microsubroutines can be accomplished up to a nested depth of four. 
Figure 8.l0a shows how the controller is organised to control itself 
and the rest of the system. 
The main signals that are used to control the AM2909 sequencer 
are: 
(i) 
(ii) FE 
(iii) Sf and s' 1 0 
(iv) zero 
The signal lines PUP and FE are both used to control the push-pop 
operations on the stack. These lines are used in conjunction with 
jumps to microsubroutines and returns from them. For sequential 
flow of microsubroutines the signal lines FE is held high while 
the PUP line can be either high or low (i.e. don't care state). 
During jumps to microsubroutines, the stack pointer is incremented, 
and then the microprogram counter is loaded into the stack. For 
this to happen, the signal FE must be low and PUP be high. In 
contrast to this for return from microsubroutines, we need to 
extract the content of the current stack for the linkage address 
and then decrement the stack pointer. In order to decrement the 
stack pointer both the signal lines FE and PUP will have to be low. 
Control Description Inp-uts Outputs 
SI So MOV PUP PE S' 1 S' 0 BR 
Normal sequencing 0 0 0 X 1 O' 0 X 
Increment stack pointer, . 
push microprogram counter 
to stack and jump to address 0 1 0 1 0 0 1 X 
specified by instruction 
register (LR. ) 
Pop stack, return from 1 0 0 0 0 1 0 X 
microsubroutine. 
Increment stack pointer, 
push microprogram counter 1 1 0 1 0 1 1 0 
to stack and jump to address 
specified by D-input. 
\ 
M-processor has overflowed, 
push microprogram counter 0 0 1 1 0 1 1 1 
to stack and jump to address 
specified by D-input. 
do not happen 0 1 1 X X X X X 
1 0 1 X X X X X 
states. 1 1 1 X X X X X 
X = don't care (0 or 1) 
Table 8.3. States for Conto11ing Sequencer A.~909. 
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The signal lines si and s~ are used to select one of the four 
sources (microprogram counter, regist~r, push-pop stack and direct 
inputs) for routing through to the Y output lines of the sequencer. 
The address selection for the source is shown in the following. 
table: 
s' 1 s' 0 Source for Y outputs 
L L Microprogram counter (~PC) 
L H Instruction register (I.R.) 
H L Push-pop stack (STK) 
H H Direct inputs (D-lines) 
The zero signal line is used to force the outputs to the binary 
zero state. When ~ is low, the outputs of the sequencer are 
all zeros regardless of any other signals except for OE which 
control the three state outputs of the sequencer. When OE is high, 
the output is forced to be of high impedance. This OE is not used, 
and is held at the low state for normal operation of the sequencer. 
Other than this the ORO 1 2 3 signal inputs to the sequencer are 
, , , 
not used and held at logic zero. For a detailed understanding of 
the working of AM2909 microprogram sequencer, interested readers 
can refer to Appendix 5.2 and reference [8EO. 
Table 8.3 shows how the logic to control the sequencer AM2909 
is worked out. From this table, the logic to control the sequencer 
is as follows: 
a) 
b) 
c) 
d) 
e) 
where 
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- --PUP = sl· s0· MOV 
PUP = sl· s0· MOV = (sI + sO) .MOV 
FE = sl.s0.MOV 
SI = FE + sl· s0· MOV 1 
Sf 
1 FE + sl.s0.MOV 
SI - --= FE + sI· sO·MOV 0 
Sf = FE + sl.s0.MOV 0 
BR = sl· s0 
~5 to 11's are the five most significant bits of the 
three states M-processor output. 
Figure 8.10b shows the logic components for controlling the sequencer. 
It is important to note that the last three states shown on table 
8.3 can never happen since MOV is never high except when sI and So 
are both low. i.e. during normal sequencing via the microprogram 
counter. 
In order to monitor and debug the system. ten LED displays are 
used to detect the state of the output from the sequencer as the 
input address to the control EPROM. 
h) The EPROM controller and its pipeline registers. 
. Th~ EPROM controller is made up of six lntel 2758's making a 
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microprogram storage of lK x 48 bits wide. The outputs from these 
-EPROM's are latched onto a pipeline register on the positive edge 
of the system clock. The pipeline register allows the parallel 
execution and fetching of the microinstruction from the EPROM. 
• (M M M M) The RAM's address l1nes for the M-processor Al,AO,Bl,BO 
are latched to a four bit register (SN74LS195) during the negative 
edge of the system clock except during the jumping into and processing 
of the overflow routines. Figure 8.11 shows how this register 
together with a multiplexor (SN74LS157) is used to retain the RAM 
addresses during the execution of the overflow routines. 
i,j) The input, output registers, ADC and DAC. 
The input register is made up from three AM29l8's. Data from 
the analogue-to-digital convertor is loaded into this register at 
the low to high transition edge. This positive edge is derived 
from the End of Convertion (EOC) signal of the ADC, i.e. when the 
conversion is completed, the sampled input is loaded into the 
input register. The start of conversion pulse can be derived from 
the system clock (2MHz). This clock is divided by 200 in order to 
achieve a sampling frequency of 10 kHz. It should be noted that 
if the memory controller is replaced by a much faster access memory 
(less than 200 nS), we can achieve a sampling frequency of around 
35 kHz for an eight order canonic recursive digital filter. 
Figure 8.l2a shows how the input register, ADC and sample-and-
hold can be attached to the system. The low to high transition of 
the start of conversion pulse sets the zero and thus starts the 
processing of the digital filtering algorithm. Note that with the 
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inclusion of an input register we have pipe lined the conversion 
-process with the actual filter processing. During the conversion 
period, the output of the input register is loaded into the 
M-processor RAMI' Since the conversion period can vary between 
20 and 30 uS (depending on the type of ADC used), the previously 
converted data is loaded into RAMI at most two microcycles (1000 nS) 
after the positive edge of the conversion pulse, i.e. during the 
conversion of the current sampled value. 
Figure 8.l2b shows how the output is fed to the DAC to obtain 
the filtered analogue signal. Figure 8.l2b shows how the output 
is fed to the DAC to obtain the filtered analogue signal. Figure 
8.l2c shows the analogue lowpass reconstruction filter (~ 5 kHz 
cutoff frequency) used. While figure 8.l2d shows the connection 
for the DATEL DAC - HZ12BGC for complementary 12 bits binary inputs 
and bipolar output of ± 10 volts. 
8.4.3. Microprogram coding. 
As already stated in section 8.4.1, the vital brain behind 
the processing of the digital filtering algorithm is the sets of 
main and sub-microroutines. These routines will have to be coded 
and stored in the appropriate location of the EPROM. The microword 
consists of 48 bits (made up of 6 x lntel 2758s) and is broken 
up into the following fields: 
Field No. 1 2 3 4 
Bit No. 1 to 15 16 to 24 plus 40 25 to 39 41 to 48 
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Field No.l : 
These fifteen bits are used to control the M-processor (ALU) 
as follows: 
M M IM are the M-ALU destination control bits, IS' 17, 6 
M M IM are the M-ALU function control bits, IS' 14, 3 
M M IM are the M-ALU source control bits. 12 , 11 , 0 
CM bit affects the M-ALU result when the function is in the n 
arithmetic mode. (See Appendix 5.1). 
select the address of A lines of the 16 words M-RAM for 
read only operation. 
also select address of the 16 words M-RAM on the B lines 
for both read and write operation. 
MOE enables the three state output of the M-ALU. 
Field No.2 : 
The function of these ten bits is to control: 
i) The microprogram sequencer. 
ii) The selection multiplexor for retaining previous 
M M M M. " . 
values of AI' AO' Bl , BO 1n the p1pe11ne reg1ster. 
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iii) The coefficient registers and the associated 
multiplexor. 
iv) Input and output register. 
v) Sets of push through stack memories. 
B = 0 bit, is used to denote that the filtering algorithm has 
terminated and that a jump to the first microinstruction of the 
main microprogram will have to be made in order for the cycle to 
be repeated for the next sample. The B bit will control the 
sequencer via zero signal line being low so as to output address 
zero to the EPROM, i.e. the starting address of the main microprogram. 
Normally zero line is high and therefore the address of the next 
microinstruction is derived from the four sources: 
a) microprogram counter, 
b) stack files, 
c) instruction register lines, and 
d) branch D-lines. 
IV bit, when high, denotes an overflow action is currently 
being executed. 
OV bit, when high, instructs the flow of the program to jump 
to an overflow action microsubroutine. 
Both IV and OV bits are also used to retain previous values 
M M M M 
of Al , AO' Bl and BO in the pipeline register via a multiplexor, 
during overflow action routine and just before a jump to this 
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routine is being carried out. 
SM bit, when low selects the recursive coefficient for 
recursive part processing, and when high refers to non-recursive 
part processing. Basically SM is used to control the coefficient 
shift registers and the selection multiplexor for either recursive 
or non-recursive part processing. 
END = I bit, denotes the end of the basic bit slice micro-
subroutine and that the appropriate coefficient registers will have 
to be shifted down. 
PS2 , PSI' PSO bits are decoded to select eight signal lines 
EO' El' E2 to E7• Each of these EO to E7 is significant in 
controlling the input/output registers and the push through stacks. 
SI' So are bits used to control the microprogram sequencer so 
that jumps to microsubroutines and returns from microsubroutines 
can be affected. They are also used to increment a counter, the 
output of which denotes which cascade section is being processed 
so that the appropriate selection of the push through stack set 
can be made. 
Field No.3 
These fifteen bits control the L-processor in a similar manner 
as Field No.1 control the M-processor. 
IL IL IL IL IL IL IL IL IL CL AL AL BL 
8 7 6 5 4 3 2 I 0 n 1 0 I 
BL 
0 WE 
Relative M-processor L-processor Other Operations Description 
Address Operations Operations Selection Sl So B SM IV OV END 
of EO+E7 
0 M AM NOP E4 0 0 1 0 0 0 0 Load olp and B1 = reg. 1 
-MOE = 0 i/p reg. 
-
1 BM = D 1 NOP ES 0 0 1 0 0 0 0 Enable i/p reg. on to bus. 
2 M B L 1 0 Clear RAMO's. B = 0 = 0 EO 0 0 0 0 0 0 0 
3 NOP NOP EO 1 1 1 0 0 0 0 Jump to cascade routine. 
4 NOP NOP EO 1 1 1 0 0 0 0 " " " " 
I 
S NOP NOP Eo 1 1 1 0 0 0 0 " " " " 
6 NOP NOP EO 1 1 1 0 0 0 0 " " " " 
7 NOP NOP EO 0 0 0 0 0 0 0 Return to start (zero). 
Table 8.4. Main Microprogram. 
------
I 
Relative M-processor L-processor Other Operations Description 
Address Operations Operations -Selection SI So B SM IV OV END 
of EO"'E7 
. 
0 NOP NOP EO 0 1 1 0 0 0 0 Jump to recursive digit slice 
microsubroutine. 
1 NOP NOP EO 0 1 1 0 0 0 0 " " " " " 
2 NOP NOP EO 0 1 1 0 0 0 0 " " " " " 
M 
_AM 1 0 0 0 Negate M 3 B = NOP EO 0 0 0 RAMo • 0 0 
4 NOP NOP Eo 0 1 1 0 0 0 0 Jump to recursive digit slice 
microsubroutine. 
M 2AM 
, 
5 B = NOP EO 0 0 1 0 0 0 0 0 0 
6 B~ = A~ + D NOP EO 0 0 1 0 0 0 0 Pass AL to bus. 0 
--LOE = 0 
7 BM = AM + 
o 1 
BM 
0 NOP EO 0 0 1 0 0 1 0 If overflowed, jump to 
correction microsubroutine. 
8 M M BO = 2AO NOP EO 0 0 1 0 0 0 0 Shift up due to coeff. scaling. 
M M BL 0 0 1 0 0 0 0 Push RAMO M into push through 9 BO = AO = 0 E6 0 
-- stack of cascade. MOE = 0 
continued .... 
Relative M-processor L-processor Other Operations Description Address Operations Operations -Selection SI So B SM IV OV END 
of EO+E7 
10 BM = 0 I BL = 0 I EO 0 0 1 1 0 0 0 Clear RAMI's. 
11 NOP NOP , EO 0 1 1 1 0 0 0 Jump to non-recursive digit slice 
microsubroutine. 
12 NOP NOP EO 0 1 1 1 0 0 0 " " " " " 
13 NOP NOP EO 0 1 1 1 0 0 0 " " " " " 
14 BM = 1 
_AM 
1 NOP EO 0 0 1 1 0 0 0 Negate ~. 
IS BM = 0 BL = 0 EO 0 1 I 1 0 0 0 Jump to non-re~ursive digit slice 0 0 
microsubroutine. 
16 BM = 1 
2AM 
1 NOP EO 0 1 1 1 0 0 0 
17 BM = AM + 1 1 D NOP EO 0 0 1 1 0 0 0 Pass AL 1 to bus. 
LOE = 0 
IS BM = AM NOP EO 0 0 1 1 0 1 0 If overflowed, jump to correction I 1 
microsubroutine. 
19 BM = 1 2AM 1 NOP EO 1 0 1 1 0 0 0 Return. 
Table S.5. Cascade Section Microsubroutine. 
Sub-routine Relative M-processor 
-
L-processor Other Operations 
No. Address Operations Operations Selection SI So B SM IV OV END 
of EO"'E7 . 
M M L L E~ 1 1 1 0 0 B =A Ex-Or 0 B =A Ex-Or 0 0 0 0 0 o 0 o 0 
Pass & shift down Pass & shift down 
1 0 M M BL=AL El 1 0 1 0 0 0 1 B =A Ex-Or 0 + D o 0 o 0 
Pass & shift down Shift down 
2 0 BM=AM - D L L 0 B =A Ex-Or o 0 o 0 El 1 0 1 0 0 0 1 
Shift down Pass & shift down 
-
3 0 BM=AM - D 
o 0 B~=A~ + D El 1 0 1 0 0 0 1 
Shift down Shift down 
M M B~=A~ + D , 4 0 B =A Ex-Or 0 E2 1 0 1 0 0 0 1 o 0 
Pass & shift down Shift down 
M M BL=AL + 1 0 0 B =A Ex-Or 0 D El 0 0 0 0 0 o 0 o 0 
Pass 
5 M M L L 1 B =A Ex-Or 0 BO=AO + D E2 ' 1 0 1 0 0 0 1 o 0 
Pass & shift down Shift down 
0 BM=AM - D o 0 
L L B =A Ex-Or 0 o 0 El 0 0 1 0 0 0 ·0 
6 Pass 
1 M M B~=A~ + D 1 1 1 B =A Ex-Or 0 E2 0 0 0 0 o 0 
Pass & shift down Shift down 
continued ••• 
Sub-routine Relative M-processor L-processor Other Operations 
No. Address Operations Operations Selection SI So B SM IV OV END 
of EO+E7 
0 BM=AM - D B~=A~ + D El 0 0 1 0 0 0 0 7 o 0 
1 M M 0 B~=A~ + D 1 0 1 0 0 0 1 B =A Ex-Or E2 o 0 
Pass & shift down Shift down 
8 BM=AM - D L L 0 0 B =A Ex-Or o 0 o 0 E2 1 0 1 0 0 0 1 
Shift down Pass & shift down 
0 M M B =A Ex-Or 
o 0 0 BL=A
L 
o 0 + D El 0 0 1 0 0 0 0 
9 Pass 
1 BM=AM _ L L 0 E2 1 0 1 0 0 0 1 D B =A Ex-Or o 0 o 0 , 
Shift down Pass & shift down 
0 BM=AM - D L L 0 El B =A Ex-Or o 0 o 0 0 0 1 0 0 0 0 
10 Pass 
1 BM=AM - D L L 0 I B =A Ex-Or o 0 o 0 E2 1 0 1 0 0 0 1 
Shift down Pass & shift down 
0 BM=AM - D 
o 0 BL=AL o 0 + D El 0 0 1 0 0 0 0 
11 
BM=AM - D BL=AL 1 Ex-Or 0 E2 1 0 1 0 0 0 1 o 0 o 0 
Shift down Pass & shift down 
continued •... 
Sub-routine Relative M-processor 
No. Address Operations 
lZ 0 BM=AM - D o 0 
Shift down 
0 M M B =A Ex-Or 0 o 0 
13 Pass 
1 BM=AM - D o 0 
Shift down 
0 BM=AM - D o 0 
14 
1 BM=AM - D 
o 0 
Shift down 
0 BM=AM - D 
15 o 0 M M 1 B =A - D o 0 
Shift down 
Table 8.6. 
L-processor Other 0 erations 
Operations Selection SI So B SM IV 
of EO"'E7 
BL=AL 
o 0 + D EZ 1 0 1 0 0 
Shift down 
BL=AL 
o 0 + D El 0 0 1 0 0 
BL=AL + 
o 0 D EZ 1 0 1 0 0 
Shift down 
L L 0 El 0 0 1 0 0 B =A Ex-Or o 0 
Pass 
BL=AL + D 
o 0 EZ 1 0 1 0 
, 
0 
Shift down 
BL=AL + 
o 0 D El 0 0 1 0 0 
L L 
BO=AO + D EZ 1 0 1 0 0 
Shift down 
Digit Slice Microsubroutines. (Only the 16 routines for 
recursive parts are shown here, 64 other routines for 
non-recursive parts are not shown). 
OV END 
0 1 
0 0 
0 1 
0 0 
0 1 
0 0 
0 1 
Relative M-processor 
Address Operations 
* 
0 QM = 0 
1 
M QM 
Q = T 
2 
M QM 
B = T 
* 
3 
M AM 
B = T 
4 
M AM 
B = T 
5 BM 
AM 
=-2 
L-processor 
Operations 
NOP 
NOP 
NOP 
NOP 
NOP 
NOP 
Table 8.7. 
Other 0 erations 
Selection SI So B SM IV OV 
of EO-+E7 
EO 0 0 1 X 1 
EO 0 0 1 X 1 
EO 0 0 1 X 1 
EO 0 0 1 X 1 
EO 0 0 1 X 1 
EO 1 0 1 X 0 
Overflow Correction Microsubroutine for 
Negative Saturation. 
0 
0 
0 
0 
0 
0 
END 
0 
0 
0 
0 
0 
0 
* Note: QM refers to Q reister, AM(BM) refers to RAM as 
addressed by the A(B) lines of the M-processor via the 
pipeline register. 
Relative M-processor L-processor 
Address Operations Operations 
0 QM = 0 NOP 
-
1 QM = QM NOP 
2 
M QM 
NOP Q =-2 
3 
M QM 
B =2 NOP 
4 
M AM 
B = 2 NOP 
5 
M AM 
B = 2 NOP 
6 
M AM 
B =2 NOP 
Table 8.8. 
Other Operations 
Selection SI So B SM IV 
of EO"'E7 
EO 0 0 1 X 1 
EO 0 0 1 X 1 
EO 0 0 1 X 1 
EO 0 0 1 X 1 
EO 0 0 1 X 1 
EO 0 0 1 X 1 
EO 1 0 1 X 0 
Overflow Correction Microsubroutine for 
Positive Saturation. 
OV END 
0 0 
0 0 
0 0 
0 0 
0 0 
0 0 
0 0 
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L L IL are the L-ALU destination control bits. 18, 17, 6 
L L IL are the L-ALU function control bits. IS' 14, 3 
L L IL are the L-ALU source control bits. 12 , II' 0 
CL bit affects the L-ALU result when the function is in the 
n 
arithmetic mode. 
select A address lines of the 16 words L-RAM for read 
operation. 
select the B address lines of the 16 words L-RAM for 
both read and write operation. 
LOE enables the three state output of the L-ALU. 
Field No.4 
These eight bits are used as spares and do not perform any 
function. They may be used for future expansion. 
Table 8.4, 8.5 and 8.6 show the microroutines used to carry 
out the digital filtering operation l ~ile table 8.7 and 8.8 show 
the overflow saturation correction microsubroutines. The 
microprograms are initially written in binary and later converted 
to hexadecimal values. By using the define byte assembler directive 
statements of the Intel 8085 cross-assembler on the Loughborough 
University Interactive Prime computer, five sets of binary paper 
tapes are obtained. These are then loaded into five Intel 2758 
EPROMS. 
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8.4.4. Overflow Action taken in the Event of possible Overflow 
during Computation for the Digital Filter Intermediate 
and Final Outputs. -
In section 8.3 previously, we have seen how equations (8.12) 
and (8.14) are used to describe the particular form of slice 
microprogram architecture that is adopted in this hardware 
implementation of a digital filter. 
Referring to these two equations, the first square bracketed 
term of equation (8.14) is processed by the L-processor (ALU) while 
the second square bracketed term of equation (8.14) is processed by 
the M-processor. The addition of the cascade input Yk-1(n) and 
results in the L-processor and the M-processor are accumulated in 
the M-processor. This constitutes the computation for the inter-
mediate value vk(n). For the output of the filter Yk(n), the first 
square bracketed term of equation (8.12) is processed by the 
M-processor while the second square bracketed term of the same 
equation is processed by the L-processor. The result Yk(n) is 
finally accumulated in the M-processor. Notice that the terms 
processed by the L-processor are weighted by 2-4 before being 
accumulated with the terms processed by the M-processor. 
The second square bracketed term of equation (8.12) for the 
computation of the partial cascade output is represented diagramatica11y 
in figure 8.13. If we choose to compute the term this way we will 
encounter the possibility of overflows at the adder output even if 
the overall output does not. Overflows will occur for inputs 
1,2,3 and 4 being of either most negative -1 or most positive 
to adders 
b-1~ 
L 2 j=l 
(where b = 12 for 12 bit data word) in values. We can overcome 
overflows in the L-processor by bringing forward the 2-4 weighting 
a. k I 0 • v,Jn-21 
a,',..','o .~(n-1) 
a~k','O ",(n) 
, " 
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a"'12 . v.rn-21 
a •• ,' • . v.ln-l} 
, ., t } 
a tl )(11· v"n 
, I' 
a. K' 3 • v,fn-ZI 
a /1<":' . v,Jn-1) 
a ~:" . v",fn) 
, " 
+ 
1 
+ 
J v. In-I} 
+ 
+ 
5 
3 
4 
Fig. 8.13. The L-processor Computation for Part of Equation 8.12. 
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at the output of adder 5 as shown in figure 8.14a. By means of 
hardwired shifts we can conneet the D-inputs of the L-proeessor 
to the data bus in such a way that effeetively we have shifted 
down the input to the L-proeessor by four bits. This ensures 
that the L-processor can never overflow and therefore we do not 
need to provide for any overflow aetion to be taken by the L-
processor. To confirm this, refer to figure 8.14a where all the 
inputs to adder 1,2,3,4 are most negative (-1). We find that the 
outputs of all the adders are never less than -1. 
However by the nature of the microprogram written, a software 
shift is already inherent at the end of every bit slice micro-
subroutines. Therefore we need only to use a weighting of 2-3 
instead of 2-4 at the input of the L-processor. Figure 8.14b 
shows the aetual processing of the second square bracketed term 
of equation (8.12) together with its 2-4 weighting as that performed 
by the L-processor. It is important to note that all the 
multiplications (weightings) after adders 1,2,3 and 4 are done by 
software whereas the 2-3 weightings at inputs to these adders are 
hardwired shifts. Using hardwired shift instead of software reduces 
the length of our microprogram and hence speeds up the operation 
of the filter. The ALU of the bit slice processor contains only 
a single two input adder/subtractor unit. Therefore the multi-
input adders in figure 8.14b are broken up into two input adders 
eaeh being processed sequentially by the ALU of the L-proeessor. 
Figure 8.14e depicts this sequential processing. The aecumulation 
starts from the two inputs at the bottom of figure 8.14c, and 
progres~es sequentially upwards until the result: 
t' 
i' 
Fig. 8.l4c. Detail of L-processor Computation for Part of 
Equation 8.12. 
Fig. 8.15a. Scale Input to L-processor for Preventing 
Intermediate Overflow. 
J 
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2 
I 
i=O 
-3 J a. k 1 • 2 vk(n-i) 
1, , ,J 
is accumulated in the L-processor. Notice that at any stage of 
computation the results of additions or shift multiplications are 
not equal to or greater than one or less than minus one. In other 
words no two's complement overflows will occur even for a worst 
case input condition as shown in figure 8.l4c. 
Similarly for the partial intermediate value of the cascade 
section, the first square bracketed term of equation (8.14) is 
processed by the L-processor as shown in figure 8.lSa. Again here 
it is clearly seen that the L-processor can never overflow since 
. h • f 2-3 h . h we1g t1ngs 0 are used at t e 1nput to t e processor. In 
fact the detail processing by the L-processor for the partial 
intermediate result is shown in figure a.lSb, where hardwired 
shift to represent multiplication of 2-3 at the input and software 
shift of 2-1 (inherent in the basic bit slice microsubroutines) 
are used. 
However the story is different for the M-processor. If we 
do not scale down the input x(n) or Yk-l(n) appropriately, overflow 
will probably occur in the M-processor. In fact preventing overflow 
to occur by scaling down the input is considered to be better than 
allowing overflow to occur and then correcting the overflowed 
result. Immediately overflow occurs and some form of action is 
taken on the overflowed result, the system tends to approach towards 
a non-linear state. In our practical system a meansis provided 
whereby if the scale factor is not used or not correctly derived, 
the system will not at least exhibit large scale limit cycle 
Fig_ 8_15b_ 
-. 2 i 
Details of L-processor Computation for Part of 
Equation 8 _ 14. 
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oscillations associated with two's complement overflow phenomenon. 
There are two courses of action that can be taken if a two's 
complement overflow occurs: 
i) To saturate the result to most positive value or most. 
negative value depending on whether it is a positive 
overflow or a negative overflow. 
ii) To divide the result by two, i.e. shift down by one bit, 
and to remember that the result has been scaled down 
by a factor of two. 
Saturating the result is simpler than tracing the scaling 
factor throughout the processing. However the disadvantage of 
saturation is that the filter will deviate from its linearity. 
The more overflow saturations occur the more non-linear will the 
system tend to become. 
Saturation of overflowed result in the M-processor is used 
in the hardware constructed. Once an overflow is detected, a 
decision is made whether it is a positive overflow or a negative 
overflow (underflow). Before proceeding on with further arithmetic 
11 
operation, the result will have to be saturated to I 2- j or -1 
j=l 
depending on whether positive or negative overflow has occurred 
respectively. In order to lessen the non-linearization effect, 
the M-processor will have to be prevented from overflowing until 
the end result is achieved. Then only at this point will the 
have' 
saturation action~to be carried out if the end result overflows. 
This will prevent jumping into overflow correction of the partial 
uncomplete result until the end result is achieved. 
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The processing of the first square bracketed term of 
equation (8.12) by the M-processor is represented in figure 8.16. 
Notice that subtractors instead of adders are appropriately used. 
This is due to the sign bit of the two's.comp1ement value residing 
in the most significant bit of the number. If such a processing 
by the M-processor is adopted, frequent overflow of partial 
uncomp1ete results is highly probable. To prevent this, scaling 
-3 factors (weights) of 2 are used at the inputs of the subtractors. 
This is equivalent to hardwire shift down by three bits at the 
M-processor D-input. Figure 8.17a represents this modification, 
and figure 8.17b shows the detail flow of the operation in the 
M-processor diagramatica11y. Referring to figure 8.17a, any 
partial result up to and including Yk(n) will be guaranteed not 
to overflow by the scaling multiplier of 2-3 at the D-input of 
the M-processor. However in order to derive Yk(n), we have to 
shift up Yk(n) by three bits. Here we may experience overflow 
if the four most significant bits of Yk(n) are dissimilar. If 
they are similar there is no need for us to saturate yk(n). 
However in contrast to this, if the four most significant bits 
of yk(n) are not similar, overflow of yk(n) has occurred and 
according to the value of the most significant bit of yk(n) we 
11 . 
can saturate yk(n) to -1 or L 2-J for negative saturation or 
j=l 
positive saturation respectively. 
Similarly the processing of the equation (8.14) except the 
term: 
E b. k 1 • Vk(n-i)] i=l 1, , ,J 
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is done by the M-processor before the processing of equation (8.l2) 
as outlined before. Figure 8.18 represents this processing, i.e. 
vk(n} = Yk_l(n) ± [result from'L-processo~ 
Gt -j 2 2 vk(n-i)] ± 2 L b. k 0 . v (n-i) - L bi,k,O,O . i=l 1, , ,] k i=l 
Again this figure can be broken up, and the inputs scaled to 
prevent partial intermediate overflow. This is shown diagramatically 
in figure 8.l9a. Figure 8.l9b shows the detailed M-processor 
operation when processing equation (8.l4) except the term: 
2 
b. k 1 . 1, , ,] L i=l 
Figure 8.20 shows how the M-processor and the L-processor 
are connected on to the data bus relative to the push through 
stack, the input and output registers. Both D-inputs of the two 
processors are shifted down by three bits. The scaling up correction 
for the M-processor is done through hardwired shifts. The detection 
of overflow is just the-~~ of two four input 'and' gates' outputs 
where one of them is used to 'and' the four most significant bits 
of the M-processor output, and the other is used to 'and' the 
inversion of these bits. The output of the 'or' gate is only 
enabled just before the scaling up operation since it is only after 
this that possibility of overflow may occur. Prior to this, the 
M-processor has been guaranteed not to overflow. As outlined and 
justified before, the L-processor output can never overflow and 
ov 
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so it does not require any overflow detection hardware. 
Once an overflow has been detected via MOV signal line (see 
figure 8.20), a jump to one of the two types of overflow correction 
microsubroutines is made. One of these Udcrosubroutines is used 
to saturate ~e result to -1 for negative overflow and the other is 
11 
-j to saturate the result to L 2 for positive overflow. Note j=l 
that had we used twelve bits word length of M-processor, the scaling 
up shifting by three bits will cause three zero bits to be loaded 
into the three least significant bits of the result. This produces 
some inaccuracy. It is overcome by using 16 bits word length for 
the M-processor. The two overflow correction microsubroutines used 
are shown in table 8.7 and table 8.8 for negative and positive 
overflow respectively. 
The main disadvantage with incorporating hardware action 
concerning overflow as above is that, we are using four more bits 
in the M-processor (an additional bit slice) word length when 
effectively only twelve bits of the sixteen bits are actually of 
significance. This dilemma is due to the shift down at the 
M-processor input and equal shift up at the final M-processor 
output. 
8.4.5. Practical Coefficient Values whose Moduli are Greater than One. 
Previously we have assumed that all the' coefficient values 
are less than plus one and greater than or equal to minus one. 
However in practical implementations for lowpass, highpass, bandpass 
and bandstop filter characteristics, the coefficient values may 
be greater than one and less' - than minus one. These coefficient 
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values are determined according to the magnitude and phase 
response that are required, the appropriate pairing of the poles 
and zeros of the cascade sections, and appropriate scaling factors 
in order to minimize roundoff error and preventing overflow. The 
transfer function of a generalized second order section can be 
written as follows: 
2 
-i Yk (z) 'J L , a. k z i=o 1., 
-:J 2 
Yk-l (z) 1 L b! k -i + z 
i=l 1., 
where Yk(z) = z-transform of the output yk(n), 
Yk_l(z) = z-transform of the input Yk-l(n), 
k = cascade number. 
a! k and b! k are coefficient values and may be ~ + 1 
1., 1., 
and < - 1. 
Dividing the numerator and denominator of 
equation (8.15) by 2d such that all 
, 
a. k 1., 
7 
the right hand side of 
b! k 
and 1., are less 7 
than +1 and greater than or equal to -1 we have: 
Let 
---= 
Yk-l (z) 
, 
a. k 
_ 1., 
ai,k -7 
2 a! k . L 2L- z-l. 
i=O 2d 
and b. k 1., 
-i 
z 
(8.15) 
(8.16) 
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Therefore a. k and b. k are all less than +1 and greater than or 
1, 1, 
equal to -1. 
Equation (8.16) becomes: 
Yk(Z) 2 
-i 1 
Yk- 1 (z) 
= L a. k Z x 2 i=O 1., 1 -i 
,1+ L b. k Z 2 i=l 1., 
Yk(Z) Yk (z) vk(z) 
Yk-1(z) 
= 
vk (z) Yk- 1(z) 
Let 
and 
Yk (z) 2 -i 
vk(z) = L a. z i=o 1.,j 
Vk (z) 1 
= Yk- 1 (z) 1 2 -i 
-; L b. k z 2d i=l 1., 
therefore 
vk(n) 2 
= yk_1(n) + L bi,k vk(n-i) 2d i=l 
2 
and yk(n) = L a. k vk~n-i) 
i=O 1., 
Figure 8.21 shows the realization of these equations. 
The same piece of hardware can still be used to represent 
the computations of these equations. By remicroprogramming the 
, vk (n) EPROM controller to include the effect of multiplying ---d- by 
2 
2d as shown in figure 8.21, the hardware can be generalised to 
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include all possible coefficient values. This multiplication is 
merely just a shift up operation by d number of bits. 
In section 8.4.4 previously we recall that the inputs to the 
M-processor are -3 weighted down by 2 • Overflow can never occur up 
. vk(n) Yk(n) 
computlng ---3- or ---3- However to get at the 
2 2 
to the point of 
final result of vk(n) or yk(n) , the scaled values will have to be 
shifted up by three bits. At this point, overflow may occur. 
vk(n) 
This is detected when the four most significant bits of ----
23 
or 
Yk(n) 
---3- are dissimilar. 
2 
With the inclusion of the fractional 
d 
coefficient scaling factor 2 (refer 
overflow if (4 + d) most significant 
to figure 8.21), vk(n) will 
vk(n) 
bits of 3 d are dissimilar. 
2 .2 
However the case for yk(n) is different if we do not use the 
same fractional coefficient scaling factor of 2d. Since it would 
involve more complication in the microprogram and hardware, if we do 
d 
not uSe the same multiplier of 2 at the output of the cascade section, 
d 
we have chosen to use the same scaling factor of 2 at the cascade 
output. This simplifies the detection of overflow for both vk(n) and 
Yk(n) since the detection is now the same for both, i.e. detecting the 
vk(n) 
dissimilarity of the (4 + d) most significant bits of 3 d and 
2 .2 
Figure 8.22 shows the a. k's of figure 8.21 being further 
1, 
scaled down by multiplying with a scaling factor of 2-d in order to 
include a 2d multiplier at the output of the cascade section. 
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Fi g . 8 . 23 . Pho t ograph of Construc t ed Hardwar e . 
Fi g . 8 . 24a . Printed Circuit Board 1. 
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8.5. HOW TO USE THE HARDWARE CONSTRUCTED. 
Figure 8.23 shows the photograph of the piece of hardware 
constructed. The front panel is self explanatory except for the 
three toggle switches and a push button ~wi~ch. The top left hand 
corner push button switch is used either to load the coefficient 
registers with the values as determined by the DIL switches on 
boards 3A and 3B, or to obtain a single short clock in order to 
step through the microprogram during testing and debugging purposes. 
For selection of either this single stepping operation or a fast 
run via a continuous free running clock, a toggle switch (single/ 
fast) is used. The stop/start toggle switch initiates the start 
of the microprogram from address zero; and the reset/run toggle 
switch resets the delays (push through stack) v(n-i)'s to zeros 
whenever required at the beginning of the filtering operation. 
The reset/run switch needs to be placed to the run state during the 
normal filtering operation. The following is a set of procedures 
to run the digital filtering operation: 
A) Initialization.of delays. 
1) Toggle the reset/run switch to reset. 
2) Place the single/fast switch to fast. 
3) Toggle the stop/start switch to start. 
The delays of every cascade section will then be all 
initialized to zeros. 
4) Toggle back stop/start switch to stop, single/fast 
switch to single and reset/run switch to run. 
Fig . 8 . 24b. Printed Circuit Board 2A . 
Fig . 8. 24c . Printed Circuit Board 2B . 
::::: :: 
I::.::: 
...... . ..... u· ... · .. ·•• .. ~ ........ . 
Fig. 8.24d . Printed Circuit Board 3A. 
Fig . 8 . 24e . Printed Circuit Board 3B . 
Fig . 8.24f. Printed Circuit Board 4 . 
Fig . 8.24g . Printed Circuit Board 5. 
It 
. 
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B) Running the filter. 
1) The DIL switches on board 3A and 3B are assumed to 
have been set to the required values of the coefficients. 
2) Depress push button switch to load coefficient values 
(already set on board 3A and 3B) into the coefficient 
shift registers. 
3) Toggle over the single/fast switch to fast if a 
continuous free run is required or else neglect this 
step of operation if single stepping through the 
microprogram is required. 
4) Toggle over stop/start switch to start. The filter 
will free run if we have selected a fast continuous 
free run state. Or else for single stepping through 
the microprogram, the push button needs to be depressed 
each time to execute a single micro instruction. 
Figure 8.24.a,b,c,d,e,f and g are the photographs of the actual 
5U circuit boards used in the rack of figure 8.23. 
8.6. EXPERIMENTATION WITH CONSTRUCTED HARDWARE. 
8.6.1. Static Testing and Debugging Procedure. 
Having constructed the hardware, we have to deviae means of 
making sure that it is working correctly. 
Various steps were taken in testing and debugging the piece of 
hardware. However, in this section only the overall static test is 
considered. 
The static test involves in inputting a digital input and single 
Sample Input Cascade Output 
No. x(n) No. vk(n) vk (n-1) vk (n-2) yk(n) 
n k 
1 0.009756 1 0.0195313 0.0 0.0 0.0097656 
000000010100 000000101000 000000000000 000000000000 000000010100 
2 0.0195313 0.0 0.0 0.0097656 
000000101000 000000000000 000000000000 000000010100 
3 0.0195313 0.0 0.0 0.0097656 
000000101000 000000000000 000000000000 000000010100 
4 0.0195313 0.0 0.0 0.0097656 
000000101000 000000000000 000000000000 000000010100 
2 0.0 1 0.0273438 0.0195313 0.0 0.0332031 
000000000000 000000111000 000000101000 000000000000 000001000100 
2 0.0898438 0.0195313 0.0 0.0644531 
000010111000 000000101000 000000000000 000010000100 
3 0.1484375 0.0195313 0.0 0.0937500 
000100110000 000000101000 000000000000 000011000000 
~, 
4 0.2070313 0.0195313 0.0 0.1230469 
000110101000 000000101000 000000000000 000011111100 
3 0.0 1 0.0234375 0.0273438 0.0195313 0.0488281 
000000000000 000000110000 000000111000 000000101000 000001100100 
2 0.1953125 0.0898438 0.0195313 0.1972656 
000110010000 000010111000 000000101000 000110010100 
3 0.5468750 0.1484375 0.0195313 0.4316406 
010001100000 000100110000 000000101000 001101110100 
4 0.9960938 0.2070313 0.0195313 0.7148438 
011111111000 000110101000 000000101000 010110111000 
continued ••• 
Sample Input 
No. x(n) 
n 
4 0.0 
000000000000 
Cascade Output 
No. vk(n) vk (n-l) vk (n-2) Yk(n) k 
1 0.0117188 0.0234375 0.0273438 0.0429688 
000000011000 000000110000 000000111000 000001011000 
2 0.2773438 0.1953125 0.0898438 0.3789063 
001000111000 000110010000 000010111000 001100001000 
3 0.9960938 0.5468750 0.1484375 0.9999695 
011111111000 010001100000 000100110000 011111111111 
4 0.9960938 0.9960938 0.2070313 0.9999695 
011111111000 011111111000 000110101000 011111111111 
Table 8.9. Simulated Values (In decimal and two's 
complement binary) of Filter Output and 
Delays. 
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stepping through the microprograms. By means of light emitting 
diodes interfaced to the address bus of the EPROM controller and 
the data bus of the processors, registers and push through stacks, 
we can check on the states of these busses to make sure that the 
digital filtering algorithm is correctly performed by the hardware. 
Since handling the binary values in the piece of hardware is tedious 
and laborious, a means of simplifying this problem is devised. This 
involves a simulation of the hardware on the ICL 1904 computer. The 
delays and output of each cascade in two's complement binary are 
determined and compared with the actual binary patterns of the data 
bus at the various stages in stepping through the microprogram. The 
hardware simulation program is written in fortran and a listing of 
it is given in Appendix 8.3. Table 8.9 represents the simulated 
values (in two's complement binary and decimal codes) of the delays 
and outputs of the cascade sections. The input to this simulated 
filter is an impulse function of 0.01 in magnitude, and only 
four samples are considered. The coefficient values used are that 
of 1 kHz lowpass 8th order Butterworth digital filter. The simulated 
and actual binary bit pattern on the LED's correspond to each other, 
and therefore confirming that the hardware is performing the required 
digital filtering algorithm. 
The overflow saturation action of the hardware is featured 
during the fourth sample. (See table 8.9). The outputs of the third 
and fourth cascade sections have overflowed and are saturated to 
0.999969510 (0111 1111 11112). 
During this static testing board 5 is removed and the following 
pins on the edge connectors (see Appendix 8.4) are shorted: 
sampl!nQ clock 
countpr clear 
.--___ ....J1 IL-___ -. 
EPROI1 
[NTH 
address lines 
EPROM 
[NTH 
L- ••• 1 u, ....... "-" 
Of 
I ~ .. ~ ..... ......... "'1 
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'--~.---------.,........, ~ load on O~1 
[76 
W22 I 
to zero 
of sequencer .l B 
0 . 
type P-fll P r flop 
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Fig. 8.25. Generation of Sinusoidal Input Signal to System. 
10KHz system 
.. 200 
clock 
211Hz. 
start/stop 
1-121 .~ 
120K 
, ----::t... ~ , -, -, , , , /' 
.:!:-~ 120K • -
+5V 
x mS 
0 
0.1 
0.2 
0.3 
0.4 
0.5 
0.6 
0.7 
0.8 
0.9 
1.0 
1.1 
1.2 
1.3 
1.4 
1.5 
1.6 
1.7 
1.8 
1.9 
2.0 
2.1 
2.2 
2.3 
2.4 
2.5 
2.6 
2.7 
2.8 
2.9 
3.0 
3.1 
3.2 . 
x (decimal) x (12 bits two's complement 
binary) 
0 0000 0000 0000 
0.1950903 0001 1000 1111 
0.3826834 0011 0000 1111 
0.5555702 0100 0111 0001 
0.7071068 0101 1010 1000 
0.8314696 0110 1010 0110 
0.9238795 0111 0110 0100 
0.9807853 0111 1101 1000 
1.0 01n 1111 1111 
0.9807853 0111 1101 1000 
0.9238795 01n 0110 0100 
0.8314696 ono 1010 0110 
0.7071068 0101 1010 1000 
0.5555702 0100 0111 0001 
0.3826834 0011 0000 1111 
0.1950903 0001 1000 1111 
0 0000 0000 0000 
-0.1950903 1110 0111 0001 
-0.3826834 1100 1111 0001 
-0.5555702 1011 1000 1111 
-0.7071068 1010 0101 1000 
-0.8314696 1001 0101 1010 
-0.9238795 1000 1001 1100 
-0.9807853 1000 0010 1000 
-1.0 1000 0000 0000 
-0.9807853 1000 0010 1000 
-0.9238795 1000 1001 1100 
-0.8314696 1001 0101 1010 
-0.7071068 1010 0101 1000 
-0.5555702 1011 1000 1111 
-0.3826834 1100 llU 0001 
-0.1950903 1110 0111 0001 
0 0000 0000 0000 
Table 8.10. Sine Wave Input Signal of 312.5 Hz 
that is Embedded in EPROM. 
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i) Pin H20 and pin wzz . 
ii) Pin C44 and C76 • 
Having successfully completed the static testing, the rest 
of the following sections will be involved in dynamic testing and 
determination of impulse, magnitude, phase res~onses and noise 
variance of the system. 
8.6.2. Sinusoidal Signal Input. 
One of the simplest methods of dynamic testing is to input 
a tone (sine wave) signal into the system. A sine wave of 312.5 Hz 
is digitally embedded in a EPROM (Inte1 2758). Table 8.10 shows 
these binary values representing a sine wave of 312.5 Hz. This 
calculation is based on a 0.1 mS sampling period. Figure 8.25 
shows how we simulated the tone signal in the EPROM and sampled its 
output every 0.1 mS in conjunction with an increment of the EPROM 
address. 
For a twelve bits input, we need two sets of EPROM (Inte1 2758) 
for representing the sine wave values shown in table 8.10. A saving 
in one of these EPROM can be accomplished by scaling down the input 
by 2-4 Therefore only the least significant of the two Inte1 2758 
is used. The four most significant bits of the 12 bits input are 
shorted together and connected to the most significant bit output 
(sign bit) of the eight bit EPROM (Inte1 2758) used. Figure 8.26a 
shows the output of the hardware for a tone signal input of 312.5 Hz. 
Again the coefficient values are set as for a 1 kHz lowpass 8th order 
Butterworth digital filter. As expected, the filter passes out the 
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Fig. 8.26a. The Sinusoidal Signal that is being passed 
through by the Constructed Lowpass 1 kHz Filter. 
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Fig. 8.26b. Clipping Effect as the result of 
Overflow Saturation. 
I I -I 
> 09_ 
~ 
x 
~+-__ ~\~)~ __ ~~\~J~ __ ~\~)~ __ ~\~J~ 
- I I I I I I I I 
I 0 1.59 S.la 4.78 G.SS 7.!U 9.5S 11.11 12.70 
T 11 LE tiSl:C 
Cascade 
No. 
k 
1 
Z 
3 
4 
Cascade 
No. 
k 
1 
2 
3 
4 
-
b1,k bZ,k aO k , a1 ,k aZ k , 
0101 1100 1100 1110 0000 0001 0000 0010 0000 0001 
0100 1110 1110 0000 0000 0001 0000 0010 0000 0001 
0100 0101 1110 1011 0010 0000 0100 0000 0010 0000 
0100 0001 1110 1111 0010 0000 0100 0000 0010 0000 
Table B.11a. 1 kHz Lowpass Butterworth Filter 
Coefficient Values in Two's Complement 
Binary. 
b1 ,k bZ k , aO,k a1 ,k aZ k , 
0101 1100 1100 1110 0000 0001 0000 0010 0000 0001 
0100 1110 1110 0000 0000 0010 0000 0100 0000 0010 
0100 0101 1110 1011 0010 0000 0100 0000 0010 0000 
0100 0001 1110 1111 0010 0000 0100 0000 0010 0000 
Table B.11b. 1 kHz Lowpass Coefficient Values that 
give rise to Overflow Saturation. 
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Fig. 8.27. Impulse Response of Constructed Digital 
Filter. (Lowpass 1 kHz) 
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tone signal. The effect of non-linearity as a result of overflow 
saturation can be seen in figure 8.26b. This time the non-recursive 
coefficient values are changed so as to cause overflow during 
computation. The non-linearity is manif~sted in the sine wave 
output being clipped. Figure 8.26a and figure 8.26b are plotted 
by the Hewlett Packard fourier analyser comput~r ~7 ,sl[!. These 
'. 
effects can be equally obtained on an oscilloscope. The coefficient 
values used for the plot shown in figure 8.26a is depicted in table 
8.lla, while that for figure 8.26b is shown in table 8.llb. 
8.6.3. Impulse Response. 
Using the H.P. fourier analyser ~7,Sl[! and its plotter, an 
impulse response for a 1 kHz lowpass 8th order Butterworth digital 
filter (see table 8.12) is obtained as shown in figure 8.27. It 
is important to note that the impulse input function is an approximation 
to the D;rac function. The impulse input is derived from a pulse of 
duration 0.1 mS and repetition time of 409.6 mS. For the experimental 
purpose, we assume that the pulse duration is much smaller than its 
repetition time. Therefore by capturing the system response for any 
duration from 6.4 mS to 409.6 mS, we have effectively truncated the 
impulse response. The duration and number of samples captured are 
being determined by the block size and sampling period of the H.P. 
fourier analyser's ADC ~7,Sl[!. Initially the delays of the filter 
are reset to zero and a pulse of height 0000 1111 11112, duration 
0.1 mS, repetition time 409.6 mS is input to the system. The filter 
1 
output is sampled every 0.1 mS (or less say O.OS mS) for a duration 
; , 
I 
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. 
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Fig. 8.28a. Magnitude/Frequency Response. 
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Fig. 8.28c. Phase/Frequency Response. 
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of anything from 6.4 mS to 409.6 mS in a single mode capture 
operation by the H.P. fourier analyser. 
8.6.4. Magnitude and Phase Responses. 
Once the impulse response is captured by the H.P. fourier 
analyser, we are now in a position to determine the phase and 
magnitude response of the filter. The H.P. fourier analyser is 
equipped with various software for FFT calculation of the impulse 
response. From the FFT of the impulse response the following 
plots are obtained: 
a) Magnitude versus frequency response as shown in figure 8.28a. 
b) Magnitude in db versus 10gl0 of frequency as shown in 
figure 8.28b. 
c) Phase versus frequency as shown in figure 8.28c. 
d) Real part of spectrum versus frequency as shown in 
figure 8.28d, and 
e) Imaginary part of spectrum versus frequency as shown in 
figure 8.28e. 
All these plots are obtained at the touch of a button on the 
keyboard of the H.P. fourier analyser. For more detail explanation 
of the analyser, interested readers are referred to the H.P. fourier 
analyser manuals ~7,5~. The H.P. fourier analyser's ADC sampling 
period is set at 0.05 mS and the block size is set to 128 words. 
Table 8.12 shows the values of the coefficients used. 
Cascade 
No. 
k 
1 
2 
3 
4 -
Set No. 
1 
2 
-
b1,k b2 ,k aO,k a1,k a2 ,k 
0101 1100 1100 1110 0000 0001 0000 0010 0000 0001 
0100 1110 1110 0000 0000 0001 0000 0010 0000 0001 
0100 0101 1110 1011 0000 1000 0001 0000 0000 1000 
0100 0001 1110 1111 0010 0000 0100 0000 0010 0000 
Table 8.12. Coefficient Values used in Impulse 
and Frequency Response Plots. 
No. of Samples Noise Variance 
1-200 0.01170846791 
1-400 0.00678895569 
1-600 0.00509262250 
1-800 0.00423470299 
1-1000 0.00369474317 
1-200 0.00179001678 
1-400 0.00174615993 
1-600 0.00169477398 
1-800 0.00168789713 
1-1000 0.0016510007 
Table 8.13. Noise Measurement of Constructed 
Hardware. 
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8.6.5. Noise Measurements. 
It is not complete if we do not determine the performance 
of the hardware constructed in terms of its noise output. 
In assessing the filter noise, we have to compare the output 
of the constructed filter with an 'ideal' digital filter. In 
practice an 'ideal' filter, i.e. of infinite precision does not 
exist. However we can approximate to an ideal filter by using the 
longer word length precision of the big main frame computer, or 
construct another hardware having very long word length. Constructing 
another piece of hardware with very long word length is ecomomical1y 
unattractive. Since using the big main frame computer does not 
involve more capital, therefore it is preferable to compute the 
'ideal' digital filtering operation on the big main frame computer 
and compare its result with the actual short word length digital 
filter output. However in order to compare the actual value with 
the ideal value, the actual value from the constructed hardware will 
have to be captured into the storage of the big main frame computer 
before any comparison can be made. Naturally this will involve 
problems of interfacing the hardware to the computer. In order to 
overcome these problems, the actual filter is also simulated in the 
big main frame computer. Therefore the error associated with the 
hardware is the difference between the simulated actual filter output 
and the 'ideal' filter output. 
Table 8.13 shows the noise variance at the output of the 1 kHz 
th lowpass 8 order Butterworth digital filter. The input to the 
filter for the determination of the noise variance is a pseudo-
random ~ignal of uniform probability distribution between -1 and +1. 
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Appendix 8.5 shows the listing of the fortran program involved 
in the derivation of the error, mean squared error and the variance. 
In any statistical analysis the use of a"large number of population 
samples is vital. In our case we use a population of 1000 samples. 
However the running of the simulation"is so slow (i.e. for 200 
samples it takes approximately 30 minutes) that the program has to 
be run on batches of 200 samples per batch. The program is so 
designed as to save the status of the random number generator at 
the end of the simulation so that experiments with the number of 
samples greater than 200 can be performed. The values of noise 
variances for sets of samples 1-200, 1-400, 1-600, 1-800, 1-1000 
are obtained. Strictly, the content of the delays should be random 
and not initialized to zero before the start of the filtering 
operation. (Refer to McWilliam thesis [78J). This is achieved 
by running the first 1000 samples and neglecting the result but 
the status of the delays at the end of this first set of 1000 
samples is saved for the running of the second set of 1000 samples. 
The noise variance is obtained at the end of this second set of 
1000 samples. 
The value of the noise variance obtained is 0.001651007. 
The predicted value for this sliced microprogram type of 
architecture (see Chapter 6) is 0.00094148836. The measured noise 
variance is higher than the predicted value. The reason for this 
is that the theoretical predicted value does not take into account 
the scheme of incorporating overflow by saturation. In the hardware 
constructed, the inputs to the M-processor and L-processor have been 
-------------------------------------------------- -
Set No. 
1 
2 
No. of Samples Noise Var:iance 
1-200 0.00094622488 
1-400 0.00095222681 
1-600 0.00109870655 
1-800 0.00089321640 
1-1000 0.00085028403 
1-200 0.00076719924 
1-400 0.00086158940 
1-600 0.00103745805 
1-800 0.00084742649 
1-1000 0.00081357598 
Table 8.14. Noise Variance for Structure 
without Overflow Correction Facility. 
(Overflow prevented via scaling). 
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shifted down by three bits and later the final output at the 
M-processor is shifted up back by three bits. This would account 
for the difference in the two noise variances even though scaling 
factors (see Jackson [35J) are used in order to prevent overflow. 
Appendix 6.3 lists the fortran program for the theoretical prediction 
of the noise variance as that given in Chapter 6. 
Table 8.14,shows the noise variance associated with a hardware 
structure that does not incorporate saturation of the overflow but 
rely on overflow prevention only. As can be seen the noise variance 
of 0.00081357598 is reasonably closer to the predicted value of 
0.00094148836. From this we draw the conclusion that incorporating 
the facility for saturating overflow tends to produce noisier 
hardware even though overflow has been prevented from occurring 
by scaled non-recursive coefficients (see Jackson [35J). 
8.6.6. Some Comments on the Experimental Results. 
8.6.6.1. Magnitude versus frequency response. 
The derivation of the coefficient values of the digital filter 
is based on the word length precision of the big main frame computer. 
In limiting these values to eight bits, we expect some deviation 
from its desired characteristic which is based on higher word 
length. For the minimization of this deviation, Avenhaus and 
Sche1uer [;;9J have shown that some form of optimization search for 
the coefficient values based on 8 bits word length will have to 
be made. The limitation of the coefficient word length in our 
case is by a straight forward truncation or roundoff to eight bits. 
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For a Butterworth characteristic, we expect the magnitude/ 
frequency response to be mono tonic in both the passband and 
stopband. However figure 8.28a and 8.28b show some ripples in 
the stopband of the lowpass Butterworth digital filter. This can 
be explained by the finite time of the impulse response. By 
capturing a finite number of output samples, we have approximated 
the infinite impulse response to that of a truncated impulse response. 
Because of this truncation (i.e. using a rectangular window) ripples 
(Gibbs phenomenon) will result in the stopband of the frequency 
spectrum. To minimize the magnitude of the ripple, larger number 
of samples or points should be taken for the FFT computation and 
that some other windowing technique (e.g. Kaiser) should be used 
on the captured impulse response before taking its FFT. 
In fact we can look at this problem in a different way. We 
are exciting the filter with a pulse of 0.1 mS duration and repetition 
time of 409.6 mS. By assuming that 409.6 mS is much greater than 
0.1 mS, we are approximating this pulse to an impulse (nirac) 
function. The H.P. fourier analyser captures the impulse response 
of the filter excited by this approximated Di'rac function. 
Furthermore, since the maximum number of samples of the impulse 
response that can be captured by the analyser is 4096 samples, we 
effectively have multiplied the actual infinite impulse response 
with a rectangular pulse (window) of width 409.6 mS. Figure 8.29a 
depicts this process of truncation diagramatically. Therefore, 
the resultant frequency spectrum is the convolution between the 
ideal spectrum and the fourier transform of the rectangular pulse 
Sin x 
of duration 409.6 mS. (i.e. 
x 
function). Figure 8.29b shows 
'f. 
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this process of producing ripples in the stopband of the spectrum. 
The DFT/FFT algorithm for spectrum computation is periodic 
in nature. By truncating the impulse response, we have introduced 
discontinuity at the edges of the time response. This tends to 
produce a component of high frequency signals much higher than the 
cutoff frequency. Therefore the spectrum of the lowpass digital 
filter may contain some high frequency signals of reasonable 
magnitude. 
8.6.6.2. Noise measurement and prediction. 
The deviation between the experimental and the predicted noise 
variance is due to the following reasons: 
i) For simplicity, assumption of uncorrelated noise (error) 
sources in the prediction model are made. 
ii) The probability density distribution of the error is 
assumed to be continuous and not discrete. 
8.7. RECOMMENDATION. 
The sampling frequency of the hardware constructed is 10 kHz, 
although the hardware is capable of achieving higher speed than 
this. The EPROM Intel 2758 has an access time of 400 nS, and it 
is this slow access time that limits the filter speed. It is 
recommended that this EPROM be replaced with ROM or RAM so that 
a sampling frequency of just above 35 kHz can be achieved with 
the same piece of hardware. For much higher speed than this more 
parallel bit slice microprocessors will have to be used, coupled 
with more slicing up of the coefficients. 
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This digit sliced architecture of a microprogram digital 
filter is recommended for medium speed usage. For much higher 
speed, the'stored logic approach is recommended since the micro-
program approach tends to consume more processors and is therefore 
very expensive and more complex in design. 
8.B. CONCLUSION. 
A special purpose piece of hardware for real-time digital 
filtering of speech signal (maximum bandwidth 5 kHz) is designed 
and constructed. 
The digit slicing microprogram type of architecture as proposed 
in Chapter 5 has been applied to the practical design and hardware 
implementation of an eight order cascade and canonic recursive 
digital filter. The hardware is flexible in the sense that no 
remicroprogramming is needed for changing the coefficient values. 
The hardware is successfully constructed and tested. With the 
help of the H.P. fourier analyser, the responses of the constructed 
filter are obtained. The actual noise variance of the hardware 
is shown to be reasonably closed to its predicted value. 
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DO 5 K=1.32 
1F(IlIN(K).Efl.1) CiO 10 11 
IF(BIN(K).E~.J) GO TO 12 
11 BINCI:)=O 
GO TO 5 
12 BI'JCK)::1 
5 CONTJ NUE 
K::32 
CARRl"1 
7 BI~(K)=BIN(~)+CARRI 
IF(BINCK).!JC.2) GO TO 6 
B ItH K):O 
CARRI:1 
GO TO 10 
6 CARRt=O 
10 KcK-1 
IF(K.GT.O) yO T'I 7 
GO TO 111 
1 BI1H1 )=0 
DO El K=2.NaIT 
8 a HJ C K)'" 
GO TI} 3 
2BIIJ(1):1 
DO 9 K::2.tJBIT 
9 BPHK)"O 
GO TI'I 3 
18 CAnRI=O 
K"'1B IT+1 
IF (nPHK>.Ef).1) CARRI=, 
IF(ChRRI.Ef).O) r,O T1 3 
DO 15 K=2,,~aIT 
JJ:NBIT+2-K 
BIN(J)=BI~(J)+CA~RI 
IF(BIN(J).,~E.2) r,D TO 16 
BItJeJ)=O 
CARRI=1 
GO TO 15 
16 CARRI=O 
15 CO'lTPIUE 
IF ( (r A R RI. E 'l. 1 ) : A ~ 1>. (8 HJ ( 1) • ~ Q • J» GOT J 1 
e III (1 ) " B I ~J (1 ) .. C .\ ~ R I 
IF(BtN(1l.E·1.2) ~1l(1)='' 
3 [)EC= .. S IN(1) 
00 13 K=~,J:lI1-
13 DEc~~eC*RI~(K>*2.~**(1-K) 
RETUIIN 
ENIl 
APPENDIX 8.2. 
~'ASTrR COfFF 
C THIS PROGRAM WILL C~LCULATC TtlE SCALFD CASCADe COEF~tCrE~TS' VAtUES 
C IN ORDER TO PREVr,1T oVeRrLO J AT THE II-jHR/lEDIATE STAGES AI/D OUT "UT 
C OF EACH r.ASCADE 
c THE INPUT TO Tril~ ~R~GRA~ C,IMES FMQ4 THe DATA CARD~ ~PECIFIEO 
C AND ARF (1) THE NJ laER ,H CASCA"E'> '1 (2) THt: TWCNry VALUES JF C IF.FFI::lc·H, 
C FIVE TO FACH CASCA~E (3) TrlF IN~ur GAI~ GO 
C THIS PARTICUI AR pR.1 .. ~All IS ~Ol~ FOuR CASCADEs 
o HI E fJ S ION A 0 (1 5 ) , A 1 (1 5) • A? ( I 5) , B 1 (1 5) , B 2 (f 5) , AS 0 t1 5 ) , AS 1 (1 5 ) , 
CAS?(1S) dlSl (15) :RS2(lS) .BIf/(3~) 
C,F(B);IC~(15),Ir.A(15) 
COMPlEX al,Q2,C.I,CO·ITEM 
INTEGER RIN,CA~qt 
C THIS nATA CARn CO,ITAI~'*~ 
C (1) ItlptlT FoR FORTRA/) CI1A~1EC ItJPUT Nu InE~ 
C (2) 10 IT FOR FJRTRAN Cofhi~N':l OUTPUT NU IRE~ 
C (3) NCJO~D IS rHE COEFFICI~NTS' JORn L~~GT~ 
C (4) ~ IS THE ~JMBER of CA~~AOEs 
C (5) GO IS INPUT GAIN TQ ACrllEVE U~ITV GAI~ \T z~~ 
C ~~E~UENCY 
C (6) Bl.B2,AO, 0\1,1.2. A'lE THE ~I ARRAy~ o~ FIVE 
C COEFFICIE~TS' VALUES P5R CASCADE 
DATA I/JPUT/1/, 1,)LJT/2I'~r.lJijRi)/dl 
C,M/41 
C THIS PARTIClllftR DATA IS FUR 3KHz. LOWPASS BUTTERWOR1H FILTER 
C,GO/n.029760fll 
C,B1 (1 )/~O.5213'1"~/,fJ?(1 )/-O.6d6Y903/ 
C • An ( 1 ) 11 .01 , A 1 (1 ) 12 • nI, A 2 ( 1 1 11 • 01 
C,B1 (7) l-n.4.)t.3?,)71, Il?'(?') I~~. 30)857521 
C , A 0 (? ) 11 .0 I, A 1 (?) 12 • 01 , ,,2 (2) 11 • u I 
C.A1(3)/-o.34~i1Q~/,B~(~)/-O 1168345/ 
C , A 0 ( ~) 11 • 0 I , A 1 (» 12 • 01 , A 2 (3) /1 • 0 I 
C,B1(4)/~n.>197~?~/,B?(4)/~O.Oj477741 
C , A 0 ( 4 ) 11 . 0 I, fl1 (I.) 12 . nI, ,,? ( 4) 11 • Q 1 
CA L L 0 V A ~ C A ( GO, ~ 0 , A 1 • t\ 2 • B 1 , oi 2 , G .> , AS;) " 1\ 5 1 , " S 2 • B S j' I B S 2 , N C ,J f) R 0 • '1, C ., ) 
IJRITF(lnIlT,215) 
215 FOQM~T(l~O"HI l~FR pqiCIS;O~ FILTE1 CO~FFICIENT~ I~ OROE~ T) " 
C , PH V ENT 0 V £:! F L llJ ~;H ': I , , CAs C A 'l EN') I'. 1 5 X, • R S 1< Il ' , 1 S X • 
C , B S 2 C II ' .1 5 X. ' -\ <; ~ ( I ) , " ~ X , , :. S 1 ( I ) , .1 5 X , , AS 2 ( I> ' ) 
DO 7 1=1." 
\J R IT r ( I 011 T , 21 6 ) I dJ ~ 1 ( I I , 6 S ? ( I ) , AS 0) Cl 1 , ,\ S 1 ( 1 ) , A -; 2 ( I ) 
216 FORMATC1'IO,5X,!',13x •• (F16.7,~X),F16.7) 
7 CONTPIUE 
/oJRITFCIOIIT,214) 
214 FORMalC1HO,' ~CILED OIGITAL FILTER COEFFICI~~TS I~ ORDER TO " 
C'PREVENT OIJEqFL'lJ '\PF. '.1,' r.fISCADE NI) l'.13X"l~1(I",14X, 
C , R S 2 cl)' . 1 4 X • ' -\ ~ 0 Cl ) , , 1 t, lC , , .; S 1 Cl ) , , 1 4 X , , A 5 ~ ( Il ' J 
N8 n:NC\.IOR 0 
[10 6 l=l.fl 
ANUM:BS1CI) 
I F CARS (B~2 (I»'''T. '\fl~ (B,1 Cl l» ANU'1:BS2 Cl) 
NCOUNT=O 
!f(AJ\S(ANUI).LT:',v) ';0 TO 0 
8 'ICOUNT=Nr.Clu,lT+l 
A~UM=MjUM/2 • ., 
I ~ CApS (A~l~ 1). ',E '1.) GO T0 ..; 
9 ICS(t)=2 ... ·ICOo.J IT 
ANIIM=RS1CI)/IC311) 
CALL BINaRY(DEC.~I~,4,j'I·1,~B/T) 
aS1 (I )=DEC 
AN tJ 11 = lIS? ( I ) / T C il C ! ) 
CALL BINARy(nEC.aI~,A~J~,~BIT) 
(l!:~ (! )=[IF!: 
ANIHI:A50 (I) 
IF(AnS(Aq1(ll'.~T.ABq(A~O(li)' ~~U~=AS1(1\ 
IFCARSCAq2Cl)l.GT.Ail.(A~1(I)ll ANU'=AS2CII 
NCnU"IT=O 
IFCAnSCANlJ.1).L'L',.v) GI) TO 11 
10 NCOlJNT=NCOJ:jT+1 
ANlIr~"ANIIM'2.0 
IF(ARS(ANII.!l.Ge:,.Ol GO TO 10 
11 I CA( f) =2**')COII'IT 
ANIJM=ASOCI)/TCA(!) 
CALL RINARv(nEC:~IN,AUU~,NBIT) AS()(I)=DFr 
AfJur1=AS1 Ill/leAn) 
CALL BINARY(Il(C:RIN,AflU'I,NBIT) 
AS1 (Tl=OFC 
ANlIH:AS2(!)/TCACI) 
CALL BINARV(IlEC.aIN,ANU1,NBIT) 
AS2(f)=OFC 
W R I rE C lOll T , 2(5) I, as 1 ( Il , I C IJC 1 ) , R S 2 ( 11 , I C fi ( f) , A ~ 0 ( J) , I CA C tl . AS 1 C T ) 
. C,!CACIl, •• 2(ll,ICAC!) 
C,CRIN(J),J=1.1;?1 
205 rOR~'AT(1H ,/,5X.12,12X,SC6X.F10.7,'X';13),/,',04X',1'2C!1» 
ANijf"=AS1 (I) 
CALL BINARYCnEC.~I~,A~U1,NBITl 
w n Ii F Cl 0 IJ T , 206 l ( El I !j( J ) ,J = 1 • 1 2 ) 
206 FORMA'(1H~,84~'12(11» 
A~ml=ASO Cl) 
CA LLB Ifl" R V C n t: c : ~ 1:1, AN Ij ,,/01 B IT l 
WRtTFClOIIT.207) (BI'J(J) ,~J=1,l~) 
207 FORMATC1~+,64~,12(1'» 
ANlJM::BS2 Cl) 
CALL BINARY(DcC:RI'J,.~U4,NB!T) 
WRlTrCIOIlT.203) CBPHJ) ,J=1.12) 
208 FORI'lrC1H+,44X,12(!1» 
A'IUM,,8S1 Cl) 
C,nL RPlhRy(oE:::RI'I,MI:"I,NBIT> 
6 WRITrCtOllT.2I)'I) (fll·I(J).J=1.1~) 
209 rO~MftT(1~+,24~,1~(11l",,==================================.===='. 
CI======================~===================================.====', C'==================') 
.~IRtTr (IOIlT, 21.) GS 
21 0 FOR rH T C 1 HO, , ! ,I;> l/ T SeA ~ E F'\ C TOR G S = , , F16 • 7 i 
SlOP 
EIIO 
C T HIS S IJ n p 0 U T tt, E ~ E U Ol{fl THE L i' j 0 R 1 S F 0.1 T If E 'i.\ fll 0 U '; S TAG E SAN 0 fl E NeE T·, 
C T Ii ERr SUI T 0 ~ seAL C') FA C T tJ R ~ F 0 ~ T H F. S T .\ G E S 
S lJ R R 0 UTI NE ,J V'\ S G A (G.1 .110 • A 1 , A 2 • B 1 • Il? .. G S , AS 0 , A S 1 , AS 2, B S 1 , B ~ 2 , 'j C~: 0 R D , 
CM,r,S, 
o It1 ENS I 0 fJ FC R) , A 0 ( 1 5) , A 1 ( 1 5 ) , A 2 ( 1 5) ; B 1 C 1 5) • il2 (1 '; ) " A S 0 ( 1 5) ,A <, 1 (1 5) , 
CAS2(15) ,RS1 (15) .RS2(15) -
COJ·1PI EX Cll ,Q2,C.I.CO'ITEi~ 
E X re RNA L F.J N 1 , F, ItJ 2 , F I Jt~) ; FUN '" 
DATA PII3.14159?,65 td,lollT/2i,lNPUT/11 
A= .. PT 
B=I>I 
MAXOyV::40 
EP~=1 .OE~8 
ACC=O.O 
IFAII."O 
CALL D01AGFCA,a;rUN1 .tlA~OIV.EPS,ACC,ANS;ER~OR,N~FUN,tFAILl 
IF(IFAIL.~E.O) ·JRITF.(!t)IJT,1'J1) 
F(1 )::O.5*A·~S/I'I 
I~A)(OYV::20 
IFAlLeO 
CALL 001AGF(Arfl :Fll112 .i'AXDIV .EPS,Ace ,ANS, E,inOR,fj.)Fl}fl, I FAI L) 
IF CtFAIL.iJE.t) tJRIrr:ClnUT,IOl> 
F(2l=O.5*A\lS/PI 
IFAII"O 
C AI. LOO 1 A G F ( A , :3 : F U'13 • tlA X 0 I V • E Ps, ACe. A ~ S , E ~ ~ () R , N IF lJ'l , I FA I I l 
IF(IFA!L.NE.O) JRITE(!O~T,1a3) 
F(3)=O.5*A"IS/PI . 
1 FAlI.=O 
CALL D01'6F(',~:~~N'.HAXDIV.EPS,ACC,AN~,Eiq1q'N~FUfl'lrAIL) 
I r ( H A I L. tJ E • 0) . , R I T E ( I I) ,IT , 1 (,4) 
F(4)=O.5*ANS/PI 
GS=11F(n 
FCH+1)::1/r.O 
0011=1,1-\ 
TFMP=F(!l/F('+11 
ASn (I) =An (I) *TE'IP 
AS1 (1)=A1 (!l*TE lP 
AS?(!l=,"<!)*TE IP 
aS1 (I)=R1 (1) 
, BS20)=R2(I) 
101 FORNhT(1H ,'llirr,tlAL FU'11 F;.IL'l 
102 FO~HAT(1H ,'I.l~FG~AL F~N2 F~ILll 
103 FnRMATC1H ,'I1TFGRAL FU~3 F~IL'l 
104 FO~~.TC1H ,'!HTFGRAL FJ~' F,IL'l 
RETUpN 
EN~ 
C TillS FIHJrTllHJ REP~E<;FtlTC; THF FI~<;T FUIICTItl'l (I:(1=l)j 
REAL FlINCT1,11J r I'll (,0 
DIMEtJ5IOf.J AJ(1 ).Al (1!» .. :.2(-,5) ,a1 (15) ;B2(15) 
Cor~PI EX 01.<l2,C.I.CO.1Tttl 
REAL X 
C THIS DATA CARb CO'ITAIN TilE ONSC~L~D CASCAD~ C0EFFICIENT VALUF~ 
D A TA 11/41. I :1 p IJ T 11 1 • IOU T 1 71 
C THIS PARTICULAR oAr, Is FOR ~KH7. LDUPAJS BUTTERWOR7H FILTER 
C,R1(1)/-n.521jJ7~/.~2(11/·0,6d679031 
C , A 0 ( , )J 1 . 01 , A 1 ( 1 ) 12. 01 • A 2 (1 J I 1 • 01 
C,B1(?)/-O.4043707/.G?(211-0,3U85752/ 
C,AO(n/1.0/.Al (?)/2.0/ •. \2(ZI/1.iJl 
C,Rl (3)/-O.34511QRI.B2(31/-0 1166')45/ 
C , A 0 n) 11 . 01 , A 1 (3) 12 .01 • A 2 (3 I !1 • IJ 1 
C,Rl(4)/-O.3197~~8/.02(41/-0,Oj477741 
C , A 0 (4) 11 • 01 , A 1 (4) 12 • 01 • A? (4) 11 • iJ 1 
CJ=(O.O.n1.0) 
Q1=X .. CJ 
Q2::2 .. 01 
COIHFM:1-R1 (1) *r.EXP (Ql) -B2 (1) "CEXP Ll2) 
COPIT F M= C OMT En" C ,)'·1 re 1 
FUN1 =CABe; (CJllre,1) 
IF(FlIN1.IE.1.0S-77) roD 1'0 1 
fIJ1J1=1.0H,Jlj1 
GO To 2 
1 ruu1::S.M"'I'6 
2 RETUlltJ 
END 
C Till S F U fJ r Tt 0 I1 REP R E <; F I'l H T 11; SE,; 0 fl D F U 'I C T I 0 ~ ~ (I = 2 ) 
REhL FUNCTIJfl F 1\12(:0 
C mH' I ()( Q 1 •. ~ 2. C.I • C 11 IT E '1 
DJIIE~~IOtJ 11.)(151.111 (15).A2(15),tl1 (15),B2C15) 
HAt X 
C THIS OATA CARD COIT.T~ TyE IJ"SC~LED CA~CADE C~~FFICjE~T VALu·s 
DATA rll4/rl,lpH/1/"n J T/:>/ 
C THIS PARTIClILAR flAToI IS ~tl'l 3r:~7. LJwPA:;S BIjTTERwl)~;f/ FILTE>( 
C,R'(1)/-1l.521317~/.'l2('1/-O) 6 d679v3/ 
C, A 11 ( 1 ) 11 . 11 1 • A 1 (1 ) /2 • 11 1 • .\ 2 ( 1 J t1 • U 1 
C,~1(?)/-I1.4u43·~71.~2«)/-0 30B575?1 
C,Io0(7)11.01.41 (n/2.0/ • • 7(2: Ii .01 
C.R'(3)/-n.34S11Q~/.82(3l/-0,116b34SI 
C • A 0 ( 3 ) 11 . (\ 1 • A 1 n 1 n. . n 1 • ~ 7 (3 I !1 • U 1 
C~B1(')/-~.31976'~/.32(41/-0,03477741 
C , A 0 (4) 11 , n 1 • 41 (:. ) 1'2 • ,~I • A 2 (I. ) n . oJ 1 
CJ::(O.O.-'.') 
ol=X*CJ 
01 =CFXP(1'l1l 
02=CFXPO"111 
CC M TF 11 = (A 0 ( 1 1 + ~, (1 ) "., 1 + .\ 2 (1 ) * <lZ) 1 ( ( '. - S 1 ( 1 1 "'11 - B 2 ( 1 ) * Cl2) • 
C(1.81 (2'*01-RZ(;»"I}<!1) 
CO~TFH=COMTE~.:11T~ I 
HJ';2: C A a ~ (Cu'lT.: 11 
P[TUplJ 
END 
C T HIS F II tl r T ! 0 '/ REI' K ~ <; r: ~JT !l T ~ r- Till Ill) F 11 NeTt 0 '/ F (I " 3 ) 
R F A L FUN C T I' Jl1 F, PI3 (X) 
DIll [N S ION A () ( I ;) • A 1 (1 :. ) • A 2 ( \ 5) , d 1 (1 5) , B 2 (1 5) 
COIIPI EX ol.(l;>,C I.CO'ITt-, 
C THIS DATA r.ARD CO,IT.\T~I rilE J~ISC~L[D CA:;CADE CoEFFICIEUT VALUFS 
DATA H/4/,I~pJr/1/,loJT/2/ 
C THIS PARTICULAR OATh is FJR 3Klll. LJWPASS BUTTERWUR(H FILTER 
C,B1(1)f-O.5Zl3r,~/.R2<1)I-i) 61J6?()03/ 
C, AO(,)11.0/,A1 (1)/Z.O/,A2C1 1/1.01 
C,n1(2)/-n.4J43?071,G2'2)/~O_3v857521 
C, AO(?)/1.0/,A1 enl?.o/ ,h2(2)/1. v l 
C,n1(3)/-n.34~11Q~/,B2(3)I-O 11603451 
C , A 0 (3) 11 . 0 I , A 1 n) I? • 01 , A ~ (3) Ii • u I 
C,a1(4)/-n.~197n?8/,B?(4)I-O.OS477741 
C,AO(4)/1.0/,A1(4)/2.o/.A2(4)/l.QI 
CJ=(O.O.-1.0) 
Q1=X*CJ 
01::CFXP(01 ) 
o2"CEXPC;>*Ql ) 
C nlH F ~I= C ( A 0) e, ) -loA 1 (1 ) * III + A 2 (1 ) .. Q 2) .. ( An (2) + A 1 (2) • Q, + A 2 (2) * Il?) ) 1 
CC(1-Itl (, )*1l1-a2(')*1l2)*(1-B1 (l)*ol-tl2(2)*a'.).(1-R1 (3)*Q1-B2(1)·'l 
C) 
C n iH F 11:: C 0 f~ T C ',1" C,)l1T E 'I 
FUN3=CAB~(CJ~TE'I) 
RETURN 
END 
C T HIS F tJ N r Tt 0 N REp ~ E" r In s T 11 F F O.J R T H FUll C TI O:l (F Cl =: 4)) 
R[H Fll~CTlv"l F'I\l4(X) 
D II~ E 'I S ION A (j (1 5) • ,\ 1 (1 5 ) • " <: ( 1 5 ) , a 1 (1 5) ; B 2 (1 5) 
COIIPIEX 01.l12.C.I.C:HT~:1 
C THIS DATA CARD Cnlr.IN TilE UNSC4L~O CA~CAbE C,IEFFICIENT VALU~S 
DATA M/4/.INP,JT/1/.lnJT/21 
C THIS PART/CIII AR n"TA Is r-OR 1KHz. LLluP<\sS BUTTE'lHOR'~H FIlTE~ 
C, Bl (1)/-O.5213)-/''J/.il2(1)/-O 6 0 699031 
•• *. 
C , A 0 ( 1 ) 11 • C, / , A 1 (1 ) 12 . 0/ • A 2 (1 ) / I • u I 
C,R1C?)/-O.4J4J7n71.s?(Z)/-O 3J8~7521 
C,hO(?)/1.0/.h1(?)/2.0/.~2(2,/l.ul 
C,A1(~)/-o.34~11~~/.~?(3)I-O_116a3451 
C , f,O ( 3) 11 . 0 I , A 1 ell?. 0 I • 42\ 3) !1 • J I' 
C,B1(')/-n.]197d'~/.n2(4)/-ij_O~477741 
C I A 0 C 4) 11 • 0 / , 1\ 1 ( .. 1 /2 .0)/ , A 2 (I., !1 • u I 
CJ::CO.O'-'.il) 
01 .. X.CJ 
01 ::CFXP(rJ') 
02=C FX P P ,,)1 ) 
C O~I t H' =: C (1,0 ( 1 ) • ~ 1 ( 1 ) * Q 1 .. A 2 ( I ) * Q 2) * ( .; 0 ( 2 ) + ~ I (?) • 11 .. A 2 C 2 ) ,,() 2) • 
C C ft 0 C3 ) + A 1 (3) * J 1 .42 n) * Q;» J I ( ( 1 - Q 1 (1 J * Q 1 - IV ( 1 ) "'l.!) • ( 1 - a 1 (;1). J' -
CC?).oZ).C1-d1 (3).'l1-R2(3)·Q)·(1-Bl(4l·Q1-~2c41'1l2» 
COf!Tnl=co"T£"'.~,)"'TE 1 
FU'J4"CAB~ (CJ'ITC; 1\ 
RETUIlN 
END 
FINI~1f 
DOCUMENT OATA 
.**. \ 
APPENDIX 8.3. 
C I~AIN PROr,RAH FJR SI j:JLATtIIG nE COllSTflllCTED ~AIl~wARE 
C TUIS PROr;RAIt 1<; USEr> AS pART ,1F TUE oIt\GtJOSTIC AIDS IN ~~AKl~~G SdRE TH,;--:- i 
C HARDWARE !G SUCC[S3F'JLLV CO~STRJCTED 
C THE SUBROUTINES RE HIKEIl "Re. 
c (1) nUTTER 
C (2) COFFF 
C (~) BINARY 
C (I,) OS! I'JI. 
e (5) CHEeY 
MASTfR SIf',lL 
D I "E "l SI 0 tl A a (1 5 1 , A 1 (1 5) , A 2 (1 5) , B 1 (1 5) ': 112 (f 5 ) , As d t1 5) ; A S 1 <1 5 1 , 
CAS2(15) ,AS1 (15) ,~S2(1S) ,eIil(l.!) ,vO(15l ,V1(15) ,V2(15)';Y(1S) 
!NTEGER BI~,CA~~! 
CO"PLEX ALPrlA(1~),BETA(10) 
C THE DATA CARD C)'ITAI~S* 
C (1) FORTRA~ CHA~~EL FOR I~PJT AND OUTPUT 
C (2) THE ORDER 0F THe FILTER ~ 
C (3) THE CUT HF FREqlJENCY ~s FRACT!O~I OF SAflPLPIG FREQUENcY FC 
C (4) THE CHE3VCHEFF BAND P4S S RIPPLE DELTA 
e (5) THE COEFFIClrNT FRACTIONAL SCALING FACTOR 
C (6) THE COEFFICIENT QORO LE1GT~ (NCW0RD) 
DATA INPtIT/1/,I()IJT/2/'N/3/'FC/O.1/,DELTA/O.q1/,cst2.0/,~C~0RD/81 
WRlTE<IOUT,1(0) ~,FC • 
100 FORtl.T(1~1,ITHI~ IS BUTTER\')RT~ FILTER OF ORDER ';12;' AND CUTOFF' 
C,' FREnUE'NCV ',PlO.?,' OF ITS SAIIPLING FREQ'JEr4CY') 
CALL BUTTER(N,FC,ALPHA,BETA) 
M=NI? 
1 CALL COEFF( I,A~p~A,IlETA,A' ,A2,8, ,B2,'AO,G) 
WRITECIOlJT,203) 
203 FOnHAT<1 H , I,' J\lPH~S Iqe C,jrIPlEX ZEROES .'10 ilETAS ARE CO'IPLEX " 
ClrOL[S OF DIGITAL FILTERS') 
0031=1,11 
3 WRITF(lOUT,200) I,ALP~A(I),I,BETA(I) 
200 F 0 ~ ~1 A T< 1 H " IlL "4. ( 1 , to! , , ) = , , F 1 0 • ? , 5;( ; F 1 O. 7, ? n X, r B ET A ( I , I 2 , , 1 " ' , 
CF10.7,5X,F10.?) 
WRITE<InIlT,204) G 
201. FORt:AT(1H ,I,' I1AI" CJEFFlCIEl-Il' G=','F10.7;/,' Bf';BZ,AO,A"A?, "<E' 
C,' S ~ C T 1 0 '! CO E ~ 1'1 C 1 r. 'I T S' , / " CAS CAD E tl,1 I', 1 5 X, f RH I ) , " 5 ~ , , 12 (I ) I 
C " 5 x , , A 0 (J ) , , 1 5)/ , , J\ 1 ( 1) , , 1 5)(, I A 2 (I ) , ) 
0051=1," 
5 W'lITF(IOIJT,2()1) I,B1(1),82(1),I\,)(I),',,1(I>;A2(1) 
201 FORMAT(1N ,3X,I?,aX,S(1~x,Fl0.7» 
NBIT=NCWOPQ 
"'RI TECI OIlT ,214) 
214 FORMAT(1HO.' SCALEO DIGITAL FILTER C0EFFICIENTS ARE "I;' C~SCAl~' 
C,' NO l' 
C,'5X,'RS1(1)',1~X"~S2(1)',15X,'~SO(I',15X,'AS1(fl',15)(;'A52(1)') 
DO 61=1,'" 
ANUM=S, (!) ICS 
CA LLB pu. Q 'IC 1) E C ; Il I 'I, A -I.J I, NB IT) 
IIS1 (Il=OEC 
ANlJI1:B2 (I) /C~ 
CA LLB I "A R 'IC D E C , 'I I -I, A IIJ I, '/ BIT) 
BS2(t):OEC 
ANUM:AO(!)/(r.;*r.~) 
CALL 8IN~PY(!)EC,ell,A~'J'I,'IBIT) 
ASO(I)~DEC . 
ANUHcA1(!l/(CS*r.S) 
CA LLB I N A R Y (0 E C , El I '/ , A'I:.J I, 'I BIT) 
AS1(t)=DEC . 
ANUMcA2(!)/(CShC~) 
CALL RIN"nv(nEC,"I~,A~~~,~BIT) 
AS2(I)DOFC 
WRIT E ( 10 tl T .. 205) f, B S 1 (Il , B S 2 ( I ) , AS 0 ( Il , AS 1 ( 1) , AS 2 (I , I (B I N ( J ) , J =, , . 
C2) 
205 FORll"T(1~ ;/,5X,12,3X,S(10X,F16;7',I;f04X=12(115l 
ANUM=AS1 (I) 
CALL [lINARv(nEC,tlla,A'~U'l,I~B!T' 
WRITFctOtlT.206) (IlI'j(J) ,J=1 ,1l) 
2(16 FOIlI1ATC1H .. ,3/.X,1?CIn) 
ANlJl4cA~O(ll 
CALL BINARV(OEC,6I'I,A'~lJ "tHIn) 
WRITF<!OUT.207) (UI:J(J) ,J=1 ,1~) 
207 FORMAT(1H+,64X,12(I1» 
ANlJM::B~2(ll 
CALL B! N A R V ( NEe: R IN, A "Ill " IHII Tl 
WRtTF<lOUT,20<l) (BI;lCJ),J=1.1~) 
208 FORllAT(1H.,44X,12(I1l) 
ANUI4=BS1 (! l 
CALL BINARv(nEC:RI~,A~U4,NBIT) 
6 WIlITr:CIOUl',209) (BI'ICJ) ,J=1,1~) 
209 FORllAT(1H*,24X,12(I1l,I,'=========::=============::=======::===::===' 
Cl==::=====::===::=====::===::==========================::=======::=====' 
CI~=::::==============ll . 
CALL OSIMUL(AS1.AS1;"S2,DS1 ,aS2,~C4aRD""CS) 
IP (nELTA.LT.O.Ol GJ TO 4 
CALL CHE"V(~,Fc.nELTA,ALnHA,BETAl 
WRITFIIOtlT,210) N,FC,PELTA 
210 FORMAT(1!!1,' T,IIS lS CIiEIlVCHEFF FILTER OF ORDER T;12. I MJO C ITOFF 
C,!FnFOUE~CV =',~10.1;5X,'R!pPLe DELTA ~',F1?7) 
DELTA=~1.0 
GO TO 1 
4 STOP 
ENIl 
THIS SUBROUTINE IICT.!HLV SI',!tJLATES THE }!AJ~D'IARE 
SIJBROUTHJE OSII.IL(A~il,II~1 ,A<;2,BS1 ,aS2',"ICW(lRO,fl,cs) 
o HI ENS I 0 ~I I P (1 )) , "S ,H 1 5 ) , AS 1 (1 5) , As 2 (1 5) ,B S 1 (1 5) , II S 2 C1 5) , R ( 1 0) , 
CV 0 C 1 5) , V 1 (1 5) , J? Cl 5) , V ( 1 5) , B III (32) 
INTEGER nJl,r.I\~RI 
DATA LI2I, 1 PIll.!, I:/j)UT 11" I.)UT /21, NSM1/201 
MP(1)=16 
00 11 1=:>,10 
11 MP(1)=12 
NCH=fJCWORDIL 
DO 20 1=1, IISAd 
READCINPIJT;?Q) X 
99 FOR~1AT(FO.O) 
ANlIM::X 
NBlhlP 
C It LLB J N A R V (n e C ; Il HI , A ,h)'l, N a IT) 
YO .. OEC 
WR!TECIOUT,'100) x,'IRIT,VO,(IlIli(J),J=1';12) 
1 00 FOR 11 A T( 1 H 1 " X",, F 1 0 .7 , 5 x, , i RAIl C A re 0 x TO' rI 2,' BITS::'; F 1 0 • 7, 5 x, 
C12(11» 
EVALUATING SEco,ln lROER BASIC SFCTIOtl 
EACH VALUE OF K RE1R[SE~TS A SEC1ND ORDER SECTIilN 
DO 1 K=1,1-1 
SrALED I~PUT TJ sECTION [VO DIVIDED aY 2**(IIC'1-1)J 
W"ERE NCH=WORO ~E.3iH OF SLICED C0EFFICIENT BY L BLdCKS. 
I~ HARDWARE TMIS IS D0~E VIAS ~4RD~I"E~ SHIFT D0WN 
LIMIT YO TO WORD L~'IGTH of THE "OS1 SIG~IFICANT PROCESSOR :lp(1) 
ANlIf4=YO/2*.(UC 1-1) 
NOIT::HP(1 ) 
CALL BINARV(DEC.BIN,A,luq,IJBIT) 
YO::DF.C 
SCALED DELAV VALuES rV1(K) fiND v2(K) J)IVIDED BY 2**(NC,'-1)] 
I1I HAPDWARE TillS IS 0011: VI" tlA~DWIRED sflIFT oO'HI. THESE SCALED VALUES JF 
DpLAYS HFlP IN PRE,/~IJTI'Ir, ItITER'1EDIATE JVERFlOIJS. 
V1 (K)=V1 (K)/2*"U.JC '~1) 
V2CK)=V2(K)/Z .... C'IC·,-, ) 
TUIS IS THE RECJRSIV€ c)"i'lITATI')~1 
DO 2 LCOUIH~1, L 
FOR LC"L TO 1, I.E. FRO" ~EAsr SI<HIFIC,\'JT PROCESS,)~; THE :>ART!o.L ~ES~l.n :: 
THE eXEClITIO'J 'JF C 11.'1,1'1 aV COLIJ "I 'H T~IE C1EFqC!E~TS A~E ~CCtJ'1 ILATED j~ ~(. 
E A C H R ( L r.) WO lJ L , C hI T A I I T fj E P A ~ T I At RES U L T A C C '1Q D PI G 1:) T ~ E Hie CD 
COEFFICIPJTS. 
THIS IS ACCOMPLI<;rlEr) VIA j)J LOO;> u~ TO STATEflE'IT NU:'P,ER 2. 'lOTE THAT EI,C-i 
R(LC) HA<; BEFN SCALP.~ 01'1'1 qV 2 DUe Ta THE LAST C;HIFT A.FTE~ THE LAST CJL'J"·. 
HAS BEEN AeCU~JLATe~. E~crl VAL~~ OF JT PERTAI~S TO A C0LU'1'l OF rHE SLICE' 
COEFFICIENTS, r,IE C.1LUl1'1 ~ESIJLT ·1F THE SLICED C)EFFICIE'ITS Is EJALu.\TE) 8Y • 
Do LOOt) liP TO STATE'1eflT '1J1aER 3. 
~C=L+1 .. Lr.O J:lT 
TE'~P=O.O 
DO 3 JCOIJII1'=1, lr." 
J::NCM~1·,JCJJflT 
J T=Nr.H"J 
JT"LC·NCM .. JT 
ANUIoI"V'(K) 
NB tT=MP (Le) 
CALL BI~ARi'(nEC.81·I,A·I'J I,NBIl) 
V1 (K):IDEC ' 
""JUH=BS1 Cq 
N8IT='<CIJORO 
CALL BINAR'(DEC;~I'l,A'I'J "r-lBtT) 
IF(LC.FQ.1) RI J(lT>="IlI'J(lT) 
ANUfl::8IN(lT).V1 (10 "'red 11 
NBIT::flPCLC) 
CALL nINARV(OEC.nI1,A~U~,NarT) 
TEtlP=Or.C 
ANUH"V2 (K) 
NRIT=fIPCLC) 
CALL BINARV(oEC;BI1,A~U~,UBIT) 
V2CK)=OEr. 
ANUM,,!lS2 (K) 
NB I T:NC1~()RO 
CALL BINAQV(IlEC;RI:l,ANU11.NBrT) 
IFCLe.EO.1l sIIClT),,"RtrHIT) 
AN1JM"'EMP~BIN(IT)*V2(~) 
NB IT"r4p C Le) 
CALL BINARV(IlEC;RI~.ANJM,NBIT) 
ANUH"DEC/2 . 
IPCLr..EQ.1.MlD.,rC0 1J'JT.Eo. OIC:1"1» A~lUl'1""MlU:1 
CA LLB I N A R V ( DE C • BIN, A:I U 'I, NB IT) 
3 THIP"OEC 
2 R (LC) ::TE~'P 
Jro:L .. 1 
C R(Le) ARF QUTP0T F~fl~ T~E PARALLEL PROCESSORS 
C THE RESULTS FR} I T-IF' PARAt.LF.L PRI)CessuRS ARE ACCU:lULATED IN TillS DO LO:)p 
C Up TO STATEMENT NU1RF~ 4. 
DO 4 LCOlHJT=1, JT 
C RCLe+1) IS BEI'IG S tlr:TEn .D'Nil Ily 2**UIC 1-1>, SI'lcE RC(C+ll CONTt-INS PA~TI' 
C RFSULT DIVIDFD ~V ~; T"F RESULT FO~ EAed PARALLEL PROCESsOR EXCePT THE L& 
C HOST SIGNIFICA~T Pi~cESSO~ IS EFFECTIVELV 8EING DIVIDED BV 2**NCM AND 
C ACCUMULATEO TO THE ~E~T 11 0 RE SIGNIFICA,r P~OCESSOR 
LC=JT+1"LClJ4r . 
A!Wt1""~(Lr.401 )/2~*CilC'1 .. 1) 
NO I T:~'P C LC) 
CALL BItIAIlV(DEC:'1I:I,A,ltj'l,rH1 rT) 
ANuH=(OEC+R(LC)*Z,O)/Z.n 
CA L L III NAil V (0 E C • a I to! , A'~:J 1. ~ BIT) 
4 I!(LC)=OEC 
C RESULT CO~TAINS III Q(1) IS BEI'G SCALED OOIN BV 2 
C THE I~PUT TO THE S!c',ID D~OEQ SECTIJN VD IS ADDED TJ T4E ACCU~UL\TED 
C RESUlJ o~ ALL ltfE ~A~ALL[L PR'lCESS.lRS, ;,ID LP1IT TO ~IPC') '4')~i) I F.'IGTY 
ANUM~VO+~(1)*2.~ 
CA L L R I N A R'f( DE': • ~ I J, A ,1\1 'I, tIEl ( T> 
A!JUN"DEC.CS*;>** ('1C 1 .. 1) 
CA LLB I ~J f.P. ... ( 0 E C • ~ I :1 • A IhJ I. 1'1 B ( 1 ) 
VO(K)=OEC/2.0*-('rC 1 .. ,) 
C THIS IS THE t.JO'I"RE~ IQSIVE C,)i-!PUTAT!:lrl 
00 5 LCOUflT"'.~ 
lC=L+l .. tr.OJ IT 
TE'1P=O.O 
DO 6 JCOU'JT=l. Ir.~ 
J='JCM+l-J C) HIT 
J T=Nr.~1"J 
IT::LC'*'lC'I"JT 
ANU~1=VO C K) 
NB!T:rMP(LC) 
CALL BI"AP·/(DE~.aI\I,Ail;II.NBITl 
VOCK)=OEC-
AtIUMcASO (K) 
NB I T="lC'')ORD 
CALL BINAPV(OEC;BI',A~Ui,~BIT) 
lFCLr..EQ.1) nI I(!T)=~ilIN(lTl 
AN Ime BIN C IT) .. V 1 C K) + T e: 1 p 
NB r T=MP (le) 
CA L L fJ I N A R V ( nEe. a III , AN U' I , liB IT) 
HMP"Dr.C 
ANlJH"V1(K) 
NIlITcHP(LC) 
CALL BrNAPV(oEC:RI~.A~U~,NBIT) 
V1 CK)=OEC 
ANlJM=AS1 (K) 
NIlIT"NCIIORO 
CA LLB I N A R V ( nEe. 1\ I hi • A'~ d 'I. ~l BIT) 
IFCLr.EQ.1> RIIClT)=-i!I~(lTl 
ANUH"BINCI'!').,V1 (K)"'TEIIP 
NB n"MP (le) 
CALL BINARV(DEC;~I~.A~U'I,NBIT) 
TEI~P=DEC 
ANIJI'I~V2 (K) 
flRlhHP([ C) 
CALL BrNA~y(nEC.RI~.ANU·I.NBIT) 
V2CKl=DEC 
AI<UM"AS2(K) 
NlllTeNCllnRD 
CALL R I NAP V ( 0 E C • Il I " • AN 11'1. NB I n 
IF(LC.EQ.1) nI1(IT)=~al~(IT) 
ANUM=B r N C r T) .. V2 0:> .TF.:IP 
NB I T::I·lp (LC) 
CALL BINARV(DEC;RI~.AiU4.nBIT) 
ANUMcOEC/2 
IF(LC.EQ.1.'AfIO.JCi)II'lT.EJ.('1C'\-1» AtlIJ'1=-MIUI 
CALL BI~APV(OEC.sl~.Ai~~.~BIT) 
6 Tr:14P=DE C 
5 R(LC)=TEIIP 
J Te L .. 1 
DO 7 LCOIJIJP1, JT 
LC=JT+1 .. lCJJllT 
ANUM=R(LC+1 )/2**(ljC 1-1) 
NB n=14P (It) 
CA l L a PI A Q V ( Tl E C • ~ I :j • A'" '1 'I • NB [ T> 
A IlU '1" ( 0 EC + R ( L C) * 2. 1) I Z • ~ 
CALL BINARV(OEC;~IN •• i~q.NB[T) 
7 IlCLC)=DEC 
RC1>:R(1l*Z.1) 
AlIU~I= RC 1). C ~*2"* (lIC 1_1 ) 
C" l L BIll A R V ( 0 E C • B I 'I • A" U i. :/ B I r> 
YOaOE(, 
VO(K)=VO(n*2**c'IC·\.,1) 
V1 (K)=V1 CK)*2*cC'lC·I .. 1) 
V?(K\=V2Cl()*Z··('lC'I.,1 ) 
1 YCK>=DEC 
IJR I H (lOUT ;20?) 
207 FORIIAT(1H I' T~F 01TP~T .~D DEL~V OF ~ILTE~ ARE'~J.' 1';22X. 
CIVO(I1f, 
C 2 3 X, 1 V, Cl' 1 .23.(. 1 V 2 Cl ) 1 • 23 X • 1 V Cl ) , , 
N~IT=MPC1l 
0.<"91=1." 
WRJTFClOU1.2n3l I,VHI).V1(\).V2!1),"V(1) 
208 FOp"l,T(1H .1.1>C.12.4(13X.F1,),l» 
ANlJMcVOC!\ . 
CALL BrNARV(DEc.~r~.A~~~.~BIT) 
W R! T F (! 0 UT. 21 0) (n I 'H J ) •. 1:; 1 • 1 2) 
210 FOnMAT(IH .2nX,12(Il» 
AIHI~I::VI (!) 
CALL nINARY(OEC.nl".A~Ul.~BIT) 
W RI TF ( ! 0 lJ T • 211 ) ( q I 'I( J) •• 1" 1 I 1 2) 
211 FOIlIIAT(IH ... ,4B'(I12CIn) 
ANIIM::V2(I) 
CALL BINAIlY(OEC.QI;I.A,I'I'l.:'BITl 
WRIT F ( IOU T .. 21 2) (q I :1 (J ) • J;; 1 ,1 2)_ 
212 FOnMftT(IH .... 76X,12(11» 
AfllI14:::Y (!) 
CALL BINARY(OEC:nI~.A~U·l,NBIT) 
9 WR!TE(10UT.213)(RI~(J),J=I,12) 
213 FORMAT(1~+,104~.12(I1),I,'====::=::""==============::::=======:~====' 
C'============~~==;=======~=~====~=========~~====~=======~===~===' 
C':::":=======::=') 
00 10 K=l,'i 
V2(K)=V1 (K) 
10 Vl(K)"'VO(K) 
20 COfJTI 'WE 
RETURN 
END 
***. 
DOCWH:NT OHA 
0,01 
0,0 
0,0 
'0,0 
0,0 
0,0 
0,<1 
0,0 
0,0 
0,0 
0,0 
0,0 
0,0 
0,0 
0,0 
0,0 
0,0 
0,0 
0,0 
0,0 
0,01 
0,0 
0,0 
0,0 
0,0 
0,0 
0,0 
0,0 
0,0 
0,0 
0,0 
0,0 
0,0 
0_,0 
0,0 
0,0 
0,0 
0,0 
0,0 
0,0 
.**. 
Pin No. 
Wl 
W2 
W3 
W4 
W5 
W6 
W7 
W8 
W9 
WIO 
Wll 
W12 
W13 
W14 
W15 
W16 
W17 
W18 
W19 
W20 
W21 
W22 
APPENDIX 8.4. 
Designation of Edge Connector Pins. 
Wiring Side. _ 
Function/Signal Designation 
Ground. 
Final clock (i.e. ored of fast and single step clock). 
Single shot clock. 
To pin 5 of 74LS28 on board 3a, and also to pin 11 of 
74S08 on board 2a. 
To pin 6 of 74LS28 on board 3a, and also to pin 3 of 
74S08 on board 2a. 
vL_ denote two's complement overflow of L-processor. 
CL_ denote carry from m.s.b. of L-processor. 
NL_ denote result of L-processor being negative. 
ZL_ denote result of L-processor being zero. 
A - least significant address bit to EPROM controller. 
o 
A -1 address bit to EPROM controller. 
A - n " n " n 2 
A - n n n n n 3 
A- n n " " n 4 
A- " n n n n 5 
A- n n " n n 6 
A- n n " n n 7 
A - n " " n " 8 
A -9 most significant address bit to EPROM controller. 
ZERO of AM2909 sequencer. 
Start/stop signal - 0 means stop, 1 means start. 
Clear D type flip-flop. 
Pin No. 
W23 
W24 
W25 
W26 
W27 
W28 
W29 
W30 
W3l 
W32 
W33 
W34 
W35 
W36 
W37 
W38 
W39 
W40 
W4l 
W42 
W43 
W44 
W45 
W46 
Function/Signal Designation 
Centre terminal of reset/run toggle switch. 
rL 
4 microcode bit to control function of L-processor. 
rL 
" " " " 
.. 
" 
.. 
5 
rL 
" " 
.. 
" " " " 6 
Analogue input signal. 
rL 
8 - microcode bit to control function of L-processor. 
CL 
" " 
.. .. 
" 
.. .. 
n 
Analogue output signal. 
AL 
0 - microcode bit to choose one of 16 RAM's in L-processor. 
BL .. 
" " 
.. .. .. .. .. 
" 1 
BL .. 
" 
.. .. .. .. .. .. 
" 0 
LOE - three state output control of L-processor. 
END - microcode bit to denote end of basic bit (digit) 
slice microsubroutines. 
+15V.D.C. 
-15V.D.C. 
MOV 
Shift recursive coefficient registers. 
SI - microcode bit. 
To toggle switch terminal for fast/single clock. 
.. .. .. .. .. .. .. .. 
b - ~.s.b. of recursive coefficient register. 1,k,1,3 
.. 
.. 
Pin No. Function/Signal Designation 
W47 b - i.s.b. of recursive coefficient register. 1,k,0,3 
W48 b - .. .. .. .. .. 2,k,1,3 
W49 b - .. .. .. .. .. 2,k,0,3 
W50 M' 10 
W51 W 11 
W52 rM 2 
W53 rM 3 
W54 rM 4 
W55 rM 5 
W56 rM 6 
W57 rM 7 
W58 rM 8 
W59 CM 
n 
w60 ,AM 1 
W61 AM 0 
W62 BM 1 
W63 BM 0 
W64 MOE 
W65 B 
W66 rv 
W67 OV 
W68 SM 
W69 PS
z 
W70 PSI 
W71 PSO 
Pin No. Function/Signal Designation 
W72 not used. 
W73 
W74 Load coefficient shift register. 
W7S Mode control of coefficient shift register. 
W76 Shift " " " " " 
W77 +SV.D.C. 
W78 +SV.D.C. 
Component Side. 
Cl Ground. 
C2 D -0 D-lines of AM2909 sequencer. 
C3 Dl " " " " 
C4 D - " " " " 2 
CS D - " " " " 3 
C6 
"'-
denote two's complement overflow of M-processor. 
C7 CM _ denote carry from most significant bit of M-processor. 
C8 ~ denote result of M-processor being negative. 
C9 ZM _ denote result of M-processor being zero. 
ClO BUSO or yL 0 or 
yM 
1 
Cll BUSl or yL 1 or ~ 
C12 BUS2 or yL 2 or ~ 
C13 BUS3 or yL 3 or 
yM 
4 
C14 BUS4 or yL 4 or ~ 
ClS BUSS or yL S or 
yM 
6 
Pin No. 
C16 
C17 
C18 
C19 
C20 
C2l 
C22 
C23 
C24 
C25 
C26 
C27 
C28 
C29 
C30 
C3l 
C32 
C33 
C34 
C35 
BUS6 or 
BUS7 or 
BUS8 or 
BUS9 or 
BUSlO or 
BUSH or 
Function/Signal_Designation 
or 
or 
or 
or 
or 
or 
t; 
~ 
~ 
M YlO 
1.{1 
1.{2 
To pin 1 of (74LS95)1 on board 3a and also to pin 10 of 
(74LS95)1 on board 3b. 
To pin 1 of (74LS95)2 on board 3a and also to pin 10 of 
(74LS95)2 on board 3b. 
To pin 1 of (74LS95)3 on board 3a and also to pin 10 of 
(74LS95)3 on board 3b. 
To pin 1 of (74LS95)4 on board 3a and also to pin 10 of 
(74LS95)4 on board 3b. 
To pin 1 of (74LS95)5 on board 3a and also to pin 10 of 
(74LS95)5 on board 3b. 
To pin 1 of (74LS95)6 on board 3a and also to pin 10 of 
(74LS95)6 on board 3b. 
Xo - least significant bit 0 input into x-register. 
xl - bit 1 input into x-register. 
x2 - bit 2 
x3 - bit 3 
x4 - bit 4 
x5 - bit 5 
x6 - bit 6 
x7 - bi t 7 
n 
n 
n 
n 
n 
n 
n n 
n n 
n n 
n n 
n n 
n n 
Pin No. 
C36 
C37 
C38 
C39 
C40 
C41 
C42 
C43 
C44 
C45 
C46 
C47 
C48 
C49 
C50 
C51 
C52 
C53 
C54 
C55 
C56 
C57 
C58 
C59 
C60 
Function/Signal Designation 
bit 8 input into x-register. 
bit 9 
xu - bit 11 
E 
° 
El 
EZ 
E3 
E4 
E5 
E6 
" 
" 
" 
" " 
" " 
" " 
to one of the terminals of toggle start/stop switch. 
" 11 n 11 " " " " " " 
BR 
a - i.s.b. of non-recursive coefficient register. 2,k,O,3 
a -2,k,I,3 
a l,k,O,3 
a l,k,I,3 
a -O,k,O,3 
a -O,k,I,3 
" 
" 
" 
" 
" 
" " " " 
" " " " 
" " " " 
" " " " 
" " " " 
Pin No. Function/Signal Designation 
C6l YO - bit 0 output from y-register. 
C62 Yl - bit 1 " 
.. .. 
C63 Y2 - bit 2 " .. .. 
C64 Y3 - bit 3 " 
.. .. 
C65 Y4 - bit 4 " 
.. .. 
C66 Y - bit 5 " .. .. 5 
C67 Y6 - bit 6 " 
.. .. 
C68 Y7 - bit 7 
.. .. .. 
C69 Y8 - bit 8 
.. .. 
" 
C70 Y9 - bit 9 
.. .. 
" 
Cll YlO- bit 10 
.. .. .. 
cn not used. 
C73 to one of the terminals of push button single shot switch. 
C74 " " " .. " " .. " " .. .. 
C75 Yll - bit 11 output from y-register. 
C76 10 kHz sampling clock. 
cn +5V.D.C. 
C78 +5V.D.C. 
APPENDIX 8,5, 
C THIS PROGRAM OERIVe~ 
C MICROPRO~RAM DIGIT~I 
C SUBROUTI~ES RfQUIREn 
C 
T'tei: X ,1 F. tll u: N T AI. 'I JI SE V,\ R 1 Afl C t: f I,) R TilE D I 'i IT S I.i G E D 
FILTE~ A~CIITECT~~~ TV~E IF ST~UcrURE 
,\'lE"· 
Cl) ,\lflARV 
(2) ,)S/11'JL C 
C (3) iAGF R~ITI~ES ~~5CBF;GOSCGF,G05D~F,G05C~F 
f1AsTrR TPlJ~1 
D I M ( N S I 0 'J A S n (1 'l ) , " ~ 1 (1 ; ) , A ~ ? ( 1 5) , a s 1 (1 5) , B ~ ? (1 5) , BIN (32) , V ,d 1 5) , 
CV1 (1 e;) ,v2 (15) ,'{(1s) ,VJA(15), v1 A(15} ,'V21\(1~) ,VA(15) 
C , An C1 5 ) , A 1 (1 ~ ) , h:! (1 5) , B 1 ( 1 5 I , B 2 (1 5) 
C,ICA(15),ICBC15) 
REAL ICArICS 
INTEGER RI~ CA~RI 
C D4TA CARD CO~TI\INS". 
C (1) FaRTRhN C~A~~EL_~UMREq FO~ INPUT A~D lUTPUT 
(2) THE O.loER OF rHE FILTER (l) C -
C (~) 1'1IF. C lEFFlCI~ H UQRJ LF.tlGrH (~CWORO) 
DATA INPUT/1/,ln'JT/2/'~/a/,~CWORO/~1 
MCNI? 
\JRIT~<IOUT,3021 
302 FORflAT(1HO.' SCALED DIGITAL FILTF~ ~OEFFICIENTS ARE r,I,' CASCADE' 
e,1 NO I' 
e,15X,'RS1(I)',1~x"B~lCr)',15X"ASO(lj'.15X"Asfc!)'.15x.'A~2(1)1) 
NR !hNCWORD 
00 1 I=1,fl 
C RFAO IN THE ~CALED ~~SCA~E COEFFICIC~T VALIIES 
READCl"lPIIT,101) ~1 (1),82(1) .AU(I),Al (Il,A2<I) 
101 FORM~T(5(FO.O» 
C R~AO IN THE FR~CTI jl,L CoEFFICI~NT scAL~ FACT~R(IC~:tCA) 
RFAD(I~PUT,1n2) ICBCI),IC~(r) 
102 FOR/l4T(2(FJ.O» 
AtwI1=r.1 (I) lIeil (I) 
C CONVERTS eOEFFIC1E IT T1 FI'It'TE rOKD LE'l"TIl 
CA LLB I N AI! V ( 0 l ': • q! ~ , A " ~ , •. , a iT) 
B~1(Il:OF.C 
B1(1)=OFC*lCBC!1 
ANIIM=B2(T)/ICBC1' 
CA L L III ~ A R '{ C 0 E ~ " 'I ! :! , ... ·"1'1, ,'la ( Tl 
BS2(tl::or-c 
82(1)=DEr.*IC~(11 
AN IHI = ,\ 0 ( 1 ) I i C" ( I I 
CALL BI~ARv(nS:.~I·I,.~ I,.~BIT) 
ASO(t)=OfC 
AOcI )=OEr*lCH I) 
ANUM=A1 (I) IICA (J\ 
CALL BINARV(D~C.~I'I,""J'I.~18lT) 
AS1 (tl=OEC 
11 cIl=OEC*ICA(!l 
I~UHcA2Cl)/iCA(') 
CALL BI/;"~V(OEC.~I'I •• \ IU ,,~BiTl 
AS2( I )"DEC 
A2C!)=OEr.*ICAC!1 
IJR!T~ClOlJT,500) 1,3<;1(1),SS:!(i),AS)CI1,AS1(IJ,A;?ClJ 
300 FORHAT(1~ ,/,5,(.12, ,'(,511JX.FIJ.7),i.'====cc======c::::=====c===='. 
c,=:~====:=====~==:·==~~~===;=:;~===:=======~=:=:==============~I, 
C'=c=:=::=====~==========~') 
1 CO~TPWE 
CA L LOS I MU LC AS.) • 4 S, .- 4 S ~ : s S 1 • as 2 , ~ C N Cl!) , 'I , reA, le i; '; fI ~ • A 1 , "., , ~ 1 , s 2 ) 
STOP 
END 
C T HIS S II BR 0 II T T N E ~ I , II./\T E" T rl EFl L rEil A'~ D [) F. R I V F ~ Tit,; Ij ,)I <; E v.\I'n I, tl C E 
SUBROUTINE J<;I Ijll,(I\SO"\~1 ,J\,7.,I)S1 ,8$2,'I!;(41)I{D,iI, .:CA, Icn,An,AI ,A2,01 
C,B2) 
o HI ENS I 0 tJ I P (1 ) 1 , A') ,1 ( 1 5 1 , 1\ S 1 ( I 5 ) • A S <! (1 5 ) tli ~ 1 (1 5 ; ': B S 2 ( 1 5 ) , R ( 1 I) , 
CV 0 (1 'i) • V 1 ( 1 5 ) '" ~ (1 5) • Y ( 1 ~) • ,\ I rl (J?' ) 
C,VOA(15) ,V1A(151 ,V2.\(1S) .'(A<1:i) 
C , A 0 ( 1 5 ) • A 1 (1 'j) • 4 ? <1 'i) , B 1 ( I 5 I , ll7. ( 1 5 ) 
C, lA(SO) .XA(50) 
C.ICAC1S) .IC8(151 
C, svO (15) • SV1 (151 • SV2 (151 
REIIL ICA.ICll 
INTEGER RI~,CA~Qr 
C THE DATA CARD CQNTA[NS~1 
C (1) L-tlUMIlER OF PA~ALLeL PR ICESSORS 
C (2) IP-'IELAYS,11PUT,OUTPUT ~FGISTERS ~n~[) lENGrH 
C (S) INP,jT A .. ll) 1JTPllT-F.HTRA.J CilANNCi. NU IBER 
D A TA l/2 I , I jl t1 2 I • lfH' lJ T 11 I • I ')lJT I .!/ 
eRE A DIN S C ill F 0 It! P 1 r G ,\I 'I - G S 
Rr:ADCHIPIIT.1(2) GS 
102 FORMATCFO.O) 
C RpAD I~ INITIAL I\~) LAST SA~PLE VALJeS - INITI4L ANj NSAM 
R CA 0 ( J N P IJ T • 1 03 ) Ttl I T! AL. 'I SA, I 
103 FORMhT(2CIJ» 
SAM:NSAM-I"ITI,l+l 
MPc1,=16 
DO 11 1=?t1v 
11 ~IPCl'=12 
D01~1=1.'l 
RFAD III THE nF.LAVS' VAL'JES :IF T-lE ACTU~~ MIll f1EAL ilLTERS 
READCPlPIIT.104) ~V1CI)."V2(1)'V1A(I).V2"(I) 
104 rORMAT(4CFO.0» 
12 CO"!T ItIUF 
NC"=fJCWOR~/L . 
RrAD IN THE RUI N.J IRFR A/oIIl THE IU,iBER Jf PRF.Vll'jS SM\t)LE~-lcoU~r,lJSA'I') 
R r AD (Ill P 1/ T • 1 I) 5 ) le) HI T • ,'I 'i :. '1 J 
105 FORMAT(2CIJ») 
RFAD I'J THE PREVlt) 1<; ,lE4'1 A'ID :1.:.\,1 sC]":,,~ED VAL'I;;<;~ (MON. F'OISE 
R[AD(I~PIIT.106) ~lEAN,~'OIS( 
106 FOnMAT(2cFJ.I)) 
E 11 r A '" = rr I F .Id * '1 S ,\ I P 
FNOI <;E:F~OIS"* I<;~'I" 
SlIM~=o.n 
StJrtx=O.o 
SUIIY:O.O 
SUrWA=O.O 
NI=9 
NX=4 
I ~ IT I AI. 1 <; E THE P <; E h 1 R .... 1:>1 1 I1 J 'I'~ eRG E t 2 " A T J R 
CALL G05CH(I) 
IF(lNITIH.E'l.ll G1 T'l 30')') 
• 
S FT THE <; TAT U S J F r IF;> ~ F ,J ~) ~ A ID J t I1 J 1 d F. R 'j F. ,);;: ~ ~ To _, FJ ~ T" E S U 1 S E Q J E 'I r 
By REA~I'JG IN T"r. \'IQAys (~ A I') (A ~fli) ;HLl'j~ THE IAGF ROUTT'IE liOSCr.F 
DO 13 1=1,11 
~EAD(INPIIT.ln7) 14(1) 
107 fO~~l4TCIO) 
13 CO"lTINUE • 
DO 14 1=1.-1.( 
14 READ (lIJPUT.1 0,1) 1(1\ C Il 
108 fO~MAT(Fn.J) 
IFAll"O 
-, , . , 
CALL G05CGF(IA,Nt,X4,~X.tFArL) 
IF (!FAII .EQ.1) ~RITE(I~UT,?21) 
2;>1 FORMAT(1H ,'NI ,jll :IX 1<; TO') S,lA~L') 
IF (tFAIt .E~.2l ~RITF(11:IT,~2~) 
222 FOnHAT(1H .'I~~rcATE~ T~Ar lA J~ XA IS Co~qiJpTE~ll 
IF (IFAIL.E~.";) IJIl!TF(I1UT,27.'» 
223 FORMAT(1H .'IIIJ1CATE~ T,'AT LOCAL O?rIO~S GOT AV~ILABLE') 
3000 CONTl~UE 
C SIMULATioN OF T~E ACTUAL AND ID~AL FILTER STAJTS HE~E 
DO 20 l=tNITIAL.~SAl 
C CAlL IN THE IJNIFOR 11 V i)ISTtll£lLJTEO RANOO 1 fjIJI1£1EIl GEtJCRATOR ROUTI lE 
RAN=G05DH(-1.1.'1.'l) 
C QlJANTlzE~ THE RAlID.l,1 I ~PLJT 
NR!T=IP 
ANUM"RAN 
CALL RINARV(DE~:RI~,AHU'I,NBIT) 
C START ACTUAL FILH{ ~Ill ILATIO'! 
C MULTIPLY INPUT ·jtTI I~~~T GAI:I "S 
ANUt4=DEC*GS 
X=IlEr 
VOA=ANlIM 
CALL BIN A R V (0 E ~ .' B nl. AN' J 1, NB iT) 
VO"DFC 
WRlTp(IOIJT.217l 
217 FOR~IAT(1H1.'<;41~LI'l,j TilE 1·.lO)(.'IlAflDO~1 i'IPUT i!';1oX. 
C'ACTIJAL FlLTI"R ,jlJT?IT V(fIl',1\}X,tJDEAL FILTEfl OITPUT VAC")') 
C Do LOOP REPRESE~Tllq T~E CO~P~TATIOi \}F EAC,! C~SCADE PER LOOP 
DO 1 K=1. M 
AtJlH'.=VO I I CB (K) 
Nil tT=MP (1) 
CA L l III NAP V (I) E C • 'I HI , A 'hJ 1. I'! BIT> 
yO=DEC 
C THIS I~ TItE QFcJP.:iIVF. C,jl1"U;"ArI.JN 
C DO Lono REPRFSE'jTllr. T'It; 11~'lALL~L P;{OCFS$.)RS ,~Q:1PUT.;TlJ~IS VI4 T-lE SL!C~' 
C MJ CROP~Or.QAt'1 TECH,II jlJ~. E"Cfl L,)\},J .{EI'R':Sc~HS E .. r.~ '>R ic€SSOR 
DO 2 LCOlltJT:1, ~ 
lC=L+1~LCO 1'11' 
TE"P::O.O 
DO 3 JCOlHll'=1, 1'-:'1 
J:: fJ C 'lot: 1 - J C J J 'I T 
JT=>Jr."I-J 
IT:Lr"NC"I-JT 
ANllI1::SV1 (n 
N 91 T = tl P ( Le) 
CALL BINARv(nc~:~i'I.A·I'J 1,:-JB[T) 
V1 (K~=IlEr. 
A~U~I=BS1 (n 
NB n=NClJnRO 
CHL BJNARV(I)Er..~II.~,I.J I, ~BiT) 
If(Lr.rQ,1) 811(11)::_311(IT, 
ANllH=B J >J (I T) ./1 (() +TE I? 
tlR!T=MP(tC) 
CALL BIN4QV(TleC.ql'I .... 'I'll.'IBIT> 
TEtlP=DEC 
ANtJl1::SV2 (I:) 
NB I T=~'P'( le) 
CALL BINARY'TlEC~I'J.A U 1t.'1ilIT) 
V2(K)=DEr 
ANlJI1=IIS2 (10 
N811=NCIJORO 
CALL n! NAP. Y (~E C • R I 'I • AM 1. :1 HIT) 
IF CL c . r. 0 • 1) III l tI Tl ,,- d 1,1< IT) 
ANUM=TFt'P 4 8IM(IT,*V2CK) 
Nil I 1=1' P (I r.) 
CALL BINARv(nEC:Ri'J. \,IU·1.:Hlrr) 
ANUM=OEC/2 -
IF (JrOUNT. E~. ,IC'o A III '=nEe 
I F ( Le. E Q • 1 • A IJ ~ •. 1 r. J ,j'IT • t'L ('I c 11-1 » .\ IU 11 = - A 1I U '1 
CA l L BIN A R Y ( I) E C • £I 1 'L h ,'1'1 'i • 11 BIT) 
3 TE:I.,P"OEC 
2 R(LC)=TEMP 
C START THE ACCtJ,IUI.Arl()fl ,)F 'T~E PAR,\LLEL i'ROCES~ORS R':5:JLrs 
JT=L~1 
DO 4 LCOIIIH=1.JT 
LC=JT;1-lCJl)flT 
ANllll=R (Le+1) 12"*IICI, 
NR! T"'~p (lC) 
CALL BINARy(OEC:RiN.h~Jl.~BIT) 
ANllM=DEC+R(LC) 
CA l L III N A R Y ( ~ E C : ~ 1 N • ,H ~J' I • 11 B r T> 
I, R(LC'=OEC 
C RFSULT ArCUMllLATED 1~ R(1) 
C ADD INPUT OF ChSCAJR T1 R(1) 
ANUM=YO+R(1) 
CA L L n I N A R Y (D E C : RI 'I. t\ ~ iLl, 11 B 1 Tl 
MJUM=DEC .. IC!3Cr() 
NRIT:IP 
CALL £lINARY(I)EC:III:I.h·1 11 I.,IB IT) 
C STORE THE ! flTER lEDll\TE RES,Ji, T SvO <r() 
SVO(K)=OFC 
C THIS le; THE tiO'l-RECd'lSI'IF. CHPiJTArtJIJ 
DO 5 LCOIJNT=1.~ 
LC=L+1 pLr.OJrIT 
TEMP.O.O 
DO 6 J COllNr=;1 • Ir.'·' 
J='JC"'+l-JCJJ'IT 
J T=NC'~·J 
I T"LCUIC"'~J r 
ANU~l::SVO C K) 
N(lIT=~lp(lCl 
C4LL BINARy(nE~:Q!~.A~I'.~~IT) 
VO(Kl=OEC 
AIIUM=ASOCK) 
NRIT=NC\JO~D 
CALL BIrURY(Oc~.a!'I.~~lj I,'IBIT> 
IF(Lr..((l.1l RI I(IT),,-dt HIT, 
~NU~l=alll(ITl .. \I)(I()"T~ 1;1 
NIlIT=MP(lCl 
C A I L B PIA R V ( 0 E : • ~ I 'I • A I.J I •. HI iT) 
TEMP=OEC 
A/JIJ'~=SV1 CKl 
NBIT=I~p(I Cl 
CALL 8INARV<i)E~:~I-l.~~I·J I. lair> 
V1 CK)=OEr. 
A'lur~=AS1 Cl(l 
NBIT=NCWORD 
C ALL BIN A R V ( ~ (.: • ~ i L A'l. H • 113 r Tl 
IFCLr.EQ.ll 1lII{fTl=-dHCIT, 
A"'U~1=8IN(IT) .. '11 (O.rF.'lp 
NBlhMP(lC) 
CA l L 0 I N 4 R V ( f) E C .. 1\ I 'I. Ail J I. ~I 0 IT) 
THIP"O[C 
ANUI~",SV2(K) 
NR JT=fIP Cl C) 
CALL nINAQV(DEC.~I'I.A~U~.NBIT) 
V2(K)=nEC 
ANIJII=AS2 (ro 
NOIT=NCWORD 
C A I. L B J N A R V (n E C : ~ I '"l • AN U I. ,I a ! T) 
IF(Lc.F.Q.ll RI j(!T)=~al:HIT) 
ANIJI-I=BINCIT>*'/2CK)+TF,'lfl 
NRJT=MP(I C) 
CAI.L llINARV(DEC.flI'I.AIIIJ'I.'191T> 
ANUI4=Dr:C/2 
IFCJCOIJNT.EQ.IIC'O 4!JUi1::rIEC 
IFCLr..EQ.1.A'IO.,Ir.OU'H.EII. U~r.'1-1» A,IUil=~A,JU:l 
CALL BINARY(~EC.RI~.AIIIJ·I.~aIT) 
6 TE'I1P"DEC 
5 R(lCl=TEMP 
C START THF ACCUIJlArl~N JF THE P,RALLEL PROC(S~OqS RCSULTS 
JT=L-1 
DO 7 LCOIINT=1,Jl' 
LC =Jr"'1- LCJIHH 
ANIJl1=R (le+1) /2 .. *~C:t 
NB JT=f4P C 1 C) 
CALL BINARvcnEC:RIN.A~U~.NB'T) 
AlHlM=OEC~RCLC) 
CALL BINARy(n~C.I1P/.AII'J I.N~rT) 
7 R(LCl::oEr. 
C RFSULT ArCUIIUlATED IN ~(1) 
C MULTIPI,Y THE PESULT qy TlfE APP~IPR!~TE FRACTll)'I~l CJEFFICIE~T S:ALI~G 
MW ~1:: R (1 ) * I CA ( ~ ) , 
CALL BIIJARY(rIEC.fll,/.AIIU'I.116,T> 
YO,.DFC 
1 Y(~)=YO 
C FPIAL Re~ULT IS 1;' V( 1) 
C LIMIT TifF RE .. tILT T I n,.JT~UT ~EGI,TER wt)~J LE,/GP! 
NS!T=JP 
ANUt1.,y (11) 
C AI. l [\ PH RV ( nEe • ~ I l. AI'" I. ,~n iT) 
YUIl=DEC 
BFGINS SIMUlATIJl1 J~ THE IO~AL ;ILTER 
00 2? K::1. I 
VOA(K)=YOA.jtC<l*V1Ac~)+a2«)·V~A(K) 
YA(K)=AO(Kl*VJ\(K)+A1(KI.~1~(~).A2(~)*V24«) 
22 YIJA"yACO 
SHIFT TltF INTElllr:OIATE OEL<\YS QF ~orH A=TJAl. A'I') 10':AL FILTE~S 
DO 11) K=1. 1 
SV2cn"sv1 (J() 
SV1 (Kl=svO(t() 
V2ACK)::V1A(O 
10 V1A(K'=VOAC() 
1J~IH(101lT.~'6) Id.y('I).V>\,'O 
216 FOR'HTC1H .OlCd ... 15(.F1,),?,,4X,F1il.7':Z 4x.;:H.7) 
ERROR"V('1l~YA( 1\ 
EMEMJ=H1EA'I9Frt! I~ 
S Utf R" S U'1 Q + Q' A 'I 
SUMX::SUMX+X 
S UI~y" S UMV+ Y ('1) 
S UI~ Y A = S U \4 Y A + Y ,\ (, I) 
20 FIo/OI ~ E= F NO t sr+!:I!q')lhF; ~ ~ilR 
HI r At>J=H1FA 'U 'I) \ 1 
FNOI~E=f"'Ol~I'/I~~,1 
VNOI<;E=PJOISE-c lI'A.j*F.:1E4'1 
SUMR"Sll~lq/SA" 
SU'.\X"SUMlI l<;f,'1 
S Uf'Y = S lJt.lV I S ,\11 
SU~IYA"SUflV AI ~A 1 
C PRINT OUT THF R[~~Lr. 
WRIT F ( lOll T .21 '.) le J:HI T • 1I <; 411. Ell E Afl , f 10 I SF., V 'I '11 SE 
2, 1• FORflATC1H ,'fldlloltJ·I~FK=',I4.5X,'N'J JF S,\lI.JI.ES=';I4,'SX,"IEAN:', 
c F 1 5 • 11 , 511 , , ,I r i\ I <;.H) ARE ~;; , , F 1 5 • 11 , I! ,', N III ., E V A R [ AN C E" " r 1 5 , 11> 
WRITr-(IOllT,21.1) ~lJ'I~:5:J IX,S 111Y,SIJIIf,\ 
2,8 FORHAT(11l ,/I,' 'lEA'! R =',F15.11.5y,,"'1EAN Y,::P,Ffs:11.SX, 
C HI FAN V 0-1) =' • F 1 ~ • 11.' ~ X, 111 E A 1 Y A (I\) = , , F 1 5 .11) 
C SAVE THE STATUS OF THE RAIIOo', N JI1dEll GE.IERATO~ 
IFAIl=O 
CALL G05CFF(IA.HI,XA.HX.IFAIL) 
WRTTE(IOllT.1nJ1, IFAIL 
1001 FORMATC1HO,'IFAIL='.Il,ll) 
DO 3n J=I, \11 
30 WRITF(IOIJT.10JJ, J,IAeJI 
1000 FORMIT(IH .'lA('.13.')='.16, 
DO 31 .1:1, '1;( 
31 WRJTFeJOIJT,1002) J,XAeJ, 
1002 FORMAT(1H ,'XA(' .13")='.F1~.11) 
wRtTr( 10IlT,220) 
220 FOR fl A T (1 HO, , r.:. S c: A i> E rlO 1',13 X , , ", e K) , ,1 5 X • ' V 2 ( K)I ; 1 5 X • ' V 1 4 (.:> ' , 
C1 5x,'V2AIK)') 
C SAVE T~E INTFR4COIAT~ DELAY~' VALUES 
DO 21 1(=1.4 
21 WRTTI'(IOlJi,215) K,SVl (O.SV2(K),v1I,(K5,nACK) 
215 FnRHftT(INO.5X,I7.8X.4(~x.F1~.11).I.I=======~=======:==:==~=.==='. 
CI=============~=========:==.=======~=========~========"====~==='. CI========::') . 
RETURN 
END 
t**. 
FINISH 
DOCUMENT DATA 
1.4515796 -0,7942511 
2.0 1.0 
1.2197254 ~0.So766~5 
2.0 1,0 
1.086858~ -0.34343~9 
2,0 1.0 
1,0263515 -0.2686402 
2.0 32.0 
0,1275434 
1 ZOO 
0,0 0,0 0.1\ o,n 
0,0 0.0 0.11 0.'1 
0.0 0.0 "./1 0.1\ 
0,0 0.0 0.1) 0.0 
1 0 
0,0 0.0 
•••• 
1,Il21S.l53 J •• 1430737 
.).0133021' J. J30i'l54 
.1.,)1 ~6J52 J. ,3<J27o)S 
1~.116~S7 24,232533 
-' 
J.0215351 
J.lJld36P 
).0196352 
j2.116~67 
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CHAPTER 9 
TIME VARIABLE DIGITAL FILTERS 
9.1. INTRODUCTION. 
In the previous chapters we have seen how time invariant 
real-time digital filters can be implemented in hardware. In this 
chapter, we shall briefly investigate the use of the digit slicing 
architectural approach in the implementation of practical digital 
filters with time-varying coefficients. 
9.2. STORED LOGIC (TABLE LOOK-UP) TIME VARIABLE DIGITAL FILTER. 
The digit slicing stored logic architecture as explained in 
Chapter 5 can be extended in such a manner to include the 
implementation of time variable digital filters. Basically the 
stored D.C.M.'s will have to be updated whenever the coefficient 
values change as in the time variable digital filter. This would 
require RAM's to be used instead of ROM's for the D.C.M.'s storage. 
Unfortunately even though the look-up (reading) process for the 
filter output is considered to be fast, the updating (writing) of 
the RAM's is very slow. The RAM's cannot be utilized until they 
are successfully loaded with new values of D.C.M. 
An attempt to overcome this problem has been proposed by 
Bin Nun et al. ~2J. He utilized two sets of RAM's, each being 
a complement to the other. While one set of RAM's is being updated 
by a slow digital filtering program embedde~ in a general purpose 
computer (microcomputer), the other complementary set of RAM's is 
being accessed for the real-time digital filter output. The roles 
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of updating and real-time filtering can be swapped between the two 
sets of RAM's so as to effectively achieve the function of a time 
variable digital filter. Even such a scheme cannot cater for fast 
changes in the coefficient. For application where the coefficient 
values are required to change as often and fast as possible (say 
every sample period), such a scheme proves to be worthless. 
More flexible structures of addressing the-table look-up 
storage with both data and coefficient bit pattern would cater for 
changes in coefficient values at every sample. However, the large 
storage requirement proves the structure to be impractical. 
9.3. MICROPROGRAM TIME VARIABLE DIGITAL FILTER. 
The time invariant microprogram digital filter previously 
designed and implemented uses registers to store the coefficient 
values. This has the advantage over that of the system where the 
coefficient values are embedded in the microprogram as proposed 
by Esteban et al Ci:[\ and Woodward CitU. Different filter 
characteristics can be achieved by changing the contents of these 
registers via DIL switches instead of remicroprogramming the 
EPROM controller. Therefore, such a design structure can be 
modified in order to accommodate for the change in coefficient 
values at the end of each sample period. The functions that dictate 
how the coefficient values change can be sampled and digitized into 
binary values. At the end of each sample period, these digitized 
values are loaded into the coefficient registers. The slicing 
architecture for the microprogram time variable digital filter 
can be similarly organized as for the sliced time invariant and 
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flexible microprogram digital filters shown in Chapter 5 and 8. 
The only modification in these, is that the coefficient registers 
are updated at every sample period instead of via manual setting 
of the DIL switches. 
9.4. CONCLUSION. 
The flexibility of the digit sliced microprogram approach as 
implemented in the hardware in Chapter 8 is extended to include 
coefficient time variable digital filters. In fact, this design 
approach allows the changing of coefficient values for every 
sample period, as opposed to the slow change of these values in 
the stored logic complementary RAM's approach. C;ZJ. 
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CHAPTER 10 
REVIEW AND RECOMMENDATIONS 
10.1. INTRODUCTION. 
The purpose of the research reported in this thesis is to 
investigate and develop real-time digital filter hardware structures. 
The digit slicing approach-was adopted throughout the 
investigation and development of the real-time digital filter 
hardware structures. In particular, we proposed, developed and 
constructed a digital filter hardware based on the bit slice 
microcomputer system. The problem of remicroprogramming for 
different coefficient values has been overcome in the hardware 
implemented. Apart from this, we proposed noise prediction schemes 
for the digit sliced architectures implemented via the stored logic 
(table-look-up) method or via the microprogram approach. 
Below we review briefly some of the main results of our 
investigations and in section 10.3 we present suggestions for 
possible future developments and investigations. 
10.2. REVIEW OF RESULTS. 
We showed that the modular digit direct convolution concept 
could be extended to include practical higher order recursive 
digital filters, with both the data and coefficients being 
represented in signed two's complement binary values. 
Based on this type of digit slicing approach, the actual 
hardware implementations on i) MOS microprocessors, ii) stored 
logic hardware and iii) microprogrammed bit slice microprocessors 
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were proposed. The use of a MOS microprocessor proved to be 
comparatively simple but found to be rather slow. There is no 
speed advantage in adopting the digit slicing approach for the 
MOS microprocessor type of implementation. However, for extending 
the word length of the digital filter implemented on fixed word 
length MOS microprocessors, the digit slicing approach proved to 
be necessary. The stored logic structures, though very attractive 
in speed, suffered from too large storage requirements. In order 
to keep the storage capacity within reasonable practical requirements, 
the coefficient values must be embedded in the table-look-up storage 
and a fully serial type of architecture should be adopted. This 
rendered the structure to be non-flexible apart from degrading 
the filter speed. The microprogram type of architecture required 
little storage in comparison with the fully parallel stored logic 
type of architecture. Apart from this, it was shown that fixed 
coefficient values need not necessarily reside in the stored 
microprogram. The digit sliced microprogram type of architecture 
is recommended in applications where intermediate sampling speeds, 
i.e. between 2 kHz and 1 MHz, are involved. For applications with 
sampling speeds in excess of 1 MHz, the stored logic (table-look-up) 
type of architecture is most appropriate while for applications 
requiring less than 2 kHz sampling speed the MOS microcomputer 
based digital filter is sufficient and most convenient to be 
adopted. 
A flexible microprogrammed eight order canonic, recursive and 
cascaded digital filter was successfully implemented on the AM290l 
bit slice microprocessors with a maximum sampling speed of 35 kHz. 
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Finally, the noise analysis of the digit sliced architectures 
showed that there is some degradation in the noise performance in 
comparison with the unsliced architecture. 
10.3. SUGGESTIONS FOR POSSIBLE FUTURE DEVELOPMENTS. 
The microprogrammed hardware real-time digital filter has 
been constructed based on two parallel bit~slice microprocessors. 
More parallel microprocessors with very intensive slicing structures 
will provide a much more gain in speed. 
The distribution of tasks among the parallel processors has 
been based on a straight forward slicing of the coefficient values. 
More elaborate and sophisticated distribution of tasks among the 
parallel processors, coupled with specialized coding of the coefficient, 
can produce optimum speed in the digit sliced microprogram type of 
architecture. This can be further investigated and developed. 
Certainly, the replacement of the A}1290l's in this research 
project with the newer supers lice AM2903 can speed up the hardware 
by more than treble. Apart from this, the A}l2903 is equipped with 
two's complement multiplication micro-function, therefore it is 
appropriate to replace the add/shift micro-functions as found in 
the microprogram of the constructed hardware with the single 
multiplication micro-function. Clearly, we can see other advantages 
in replacing the old AM290l with the A}l2903 chip. One of these 
advantages is the shorter length of microprogram that it requires. 
This will simplify the binary coding of the microinstructions apart 
from producing lesser microprogram storage requirement. 
The following are further suggestions for research into the 
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real-time implementation of digital filters: 
(i) The possibility of extending the digit slicing architecture 
to include the implementation of FIR digital filter via 
fast convolution transformed methods. [See ref. 64-67J. 
(ii) The FFT ~,6{] and fast algorithm for Number Theoretic 
Transform (N. T. T.) [2,65-6 7J themselves can be sliced up 
into digit transform modules just as a direct convolution 
algorithm is being sliced into digit convolution modules 
for fast computation of the result. 
(iii) Most of the research work in this thesis, has been concentrated 
on speeding up the actual hardware structure to match the 
Nyquist sampling rate of input analogue signal. By using the 
sampling rate lower than the Nyquist rate, slower hardware 
can he used for the digital filtering algorithm, but this 
structure suffers from the effect of a1iasing noise. The 
introduction of decimation and interpolation in mu1tirate 
digital filters [73-76J do reduce this aliasing noise to 
some extent. A novel approach to reducing this aliasing 
noise is to decompose the input and output sampler into 
sets of slower rate samplers. [71-72J. A slow digital 
filter is associated with each combination of the input 
and output slower rate sampler. By processing these slow 
digital filters in parallel, we effectively can achieve a 
Nyquist rate output digital filter with reduced a1iasing 
error. 
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10.4. CONCLUSION. 
Tremendous research activity in the real-time digital hardware 
is now emerging as a result of present technology of large scale 
integration for the mass production of microprocessors and its 
support chips. More elaborate structures of real-time digital 
filters for the improvement of performance implemented on these 
microprocessor chips will be discovered and investigated. 
The research reported in this thesis forms such a contribution 
towards the development and implementation of real-time digital 
filters on these microprocessor chips. 
-------------------------------------- - - - ---
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